

# NCL2801LED1GEVB

## NCL2801LED1 High Precision 200 W Power Factor Controller Evaluation Board User's Manual



ON Semiconductor®

[www.onsemi.com](http://www.onsemi.com)

### Evaluation Board Overview

This manual covers the specification, construction, and testing of the NCL2801 evaluation board. This board is configured as a 200 W Power Factor Corrector front end suitable for conditioning the input power of various switch-mode power supplies. This board provides high power factor and low total harmonic distortion of input current over the extended input voltage range and very wide output load range. Performance exceeds requirements for many demanding applications including LED lighting, computing power, and white goods products.

### The Key Features of this Demo Board

- Very Low THDi Across a Wide Operating Range
- High Power Factor
- Fast Response to Dynamic Loading
- Valley Count Frequency Foldback Improves Efficiency
- Tight Output Voltage Regulation
- Two Levels of Over Voltage Protection
- Brown Out/In Protection
- Line Feedforward
- Current Limit
- Open/Short Pin Protection

### EVAL BOARD USER'S MANUAL




Table 1. SPECIFICATIONS

Input Voltage	100 – 277	V ac
Line Frequency	50/60	Hz
THDi (>30% Load)	10%	Max.
Power Factor (>30% Load)	0.9	Min.
Output Voltage	450 ±4%	V dc
Output Power	200	W typ.
Efficiency (>30% Load, 230 V ac)	95%	Min.
Ripple	10.5	Vpk – Pk

## THEORY OF OPERATION

The NCL2801 is designed to control high power factor boost converters. General information on boost converter operation can be found in other literature. This description will focus on aspects which have been optimized to provide very low THDi and high efficiency.

The circuit operates in Critical Conduction Mode (CrM) for high loads, and transitions to Discontinuous Mode at lighter loads by forcing a dead time. This innovative Valley Count Frequency Fold-back method reduces the switching frequency while preserving the benefits of traditional CrM operation. The start of the next switching cycle is timed to the power MOSFET drain voltage ringing after the end of demagnetization which improves efficiency by switching at the valley. Internal circuitry allows near-unity power factor even when the switching frequency is reduced. Introducing delay lowers the switching frequency and can improve efficiency under certain load conditions.

Unlike typical CrM boost converters based on voltage mode control, the NCL2801 utilizes current mode control providing more precise operation. A multiplier is required to condition the envelope of the input current waveform. This IC features a novel multiplier design to deliver very low input current THDi over a broad power range.

An offset is introduced to the output of the multiplier to compensate for non-ideal nature of the process. This function maintains sinusoidal input current waveform especially near the zero crossings of the applied input.

Line Feedforward compensation adjusts the gain of the controller to improve wide range control. Gain is reduced at high input voltage and increased when the applied voltage drops to a lower level. This gain change maintains the output of the error amplifier, or VCTR, in a more desirable operating range away from low level noise and high level clipping. The gain change occurs in the unused input voltage band between 150 and 180 V ac. The change is clearly visible by monitoring VCTR while applied voltage passes through this range. Range change has no effect while operating in typical global mains voltage ranges.

High power factor converters use low loop bandwidth to maintain high PF and low THDi performance. As such,

response to input voltage or output load changes is typically slow and suffers large deviation from the regulated value. The NCL2801 features a Dynamic Response Enhancer (DRE) which quickly restores the control loop to the required range in response to changes in power. DRE maintains the output voltage even during an extreme zero to 100% load change. The DRE function is also active during initial startup to speed the process of charging the output capacitor. This DRE function allows use of smaller and lower cost output capacitors in place of larger values often used to mitigate the effects of load changes.

Two Over Voltage Protection (OVP) functions are included in this version of NCL2801. The first OVP activates at 105% of nominal output voltage and gradually reduces on-time to zero. This reduces the power processing gradually over a period of time avoiding erratic control of the output voltage. This function typically manages events like rapid changes in applied voltage or load. If the output voltage continues to rise to 107% of nominal, a second OVP function stops all switching to avoid a run-away situation. Switching resumes when the output voltage returns to normal. The OVP functions can be observed during initial startup and for large reductions in output load.

The CS pin links the switch current to the boost control function. This pin also provides over current protection on a cycle by cycle basis. A programming feature is also managed by the CS pin. At initial power up, the NCL2801 outputs a current through the CS pin to read a resistor placed on the circuit board. A lookup table links the measured resistance to one of six levels. Resistance below 50  $\Omega$  nominal is interpreted as a shorted pin, or assembly fault which stops the converter from operating. Nominal impedances of 150, 330, 620, and 1 k $\Omega$  are linked to one of four thresholds determining when the control function changes from CrM to DCM operation. A resistance measurement greater than about 1.3 k $\Omega$  nominal is considered an open circuit, or assembly fault which disables the converter. This feature allows easy configuration of the operating mode and detects faults on the circuit board. This EVB is fitted with 150  $\Omega$  which invokes the lowest CrM to DCM threshold.

## PIN DESCRIPTIONS

### FB Pin

The feedback pin is the input for several essential functions. Each will be described in the following sections.

#### *Voltage Regulation*

The feedback pin couples a voltage from the PFC output resistor divider to the error amplifier where it is compared to the internal 2.5 V (nom) reference and creates a signal to maintain voltage regulation. A small capacitor is used to filter high frequency noise.

#### *Under Voltage Protection*

A minimum voltage is required on the FB pin before the controller will enter the active mode. This ensures integrity of the output voltage divider thus avoiding uncontrolled operation. Voltage is required to be above VUVPH threshold, typically 450 mV.

#### *Over Voltage Protection*

The two levels of OVP are monitored via the feedback pin. The first level provides a gradual protection while the second prevents damage should the first level response becomes too slow. The second OVP stops DRV pulses until the output voltage returns to a nominal level.

### VCTRL Pin

The transconductance error amplifier output is available on this pin.

A compensation network connected between this pin and ground controls loop bandwidth. This signal is not intended for any external control.

### MULT Pin

#### *Control Function*

This pin connects to a resistor divider to receive a scaled down rectified mains voltage. A small capacitor is used to filter high frequency noise. Proper operation relies on this signal accurately representing the applied input voltage.

#### *Line Feedforward*

Input voltage is averaged and compared with a reference to set gain of the control algorithm. Line Range change dramatically improves THDi performance by optimizing the range of voltage on VCTRL.

#### *Brown Out/In*

A comparator with hysteresis monitors the input voltage via a resistor divider and inhibits operation on the EVB until the voltage exceeds ~85 V ac. If input voltage drops below ~80 V ac, DRV signals are stopped.

### CS Pin

#### *Current Mode Control*

MOSFET current information enters through this pin. The control functions rely on accurate cycle by cycle current information. As such, this pin typically does not need any filtering.

#### *CrM – DCM Threshold*

When Vcc bias power is first applied, the controller monitors the voltage on the CS Pin in response to an internal current source delivering a precise current. The measured voltage identifies a resistor on the circuit board between the CS Pin and the MOSFET current sense resistor. One of four operational bins is set to determine the VCTRL voltage required to transition from CrM to DCM or Valley Count Frequency Foldback mode.

### ZCD Pin

This pin senses the voltage on the auxiliary winding of the boost inductor. When zero current, or demagnetization, is achieved a new switching cycle is initiated. This signal is also utilized in Valley Count Frequency Foldback to synchronize the DRV signal to the power MOSFET drain voltage valley. Switching at local minima improves efficiency.

A series resistor between the ZCD Pin and auxiliary winding limits current through the pin.

### GND

This is the ground or return reference pin for the controller.

### DRV Pin

Connect the DRV pin to the gate of the MOSFET through a suitable network. Switching times can be modified via a collection of resistors and diodes to optimize operation of diode recovery and electromagnetic interference.

### Vcc Pin

This pin receives the bias power for the controller. This EVB utilizes 12.5 V dc nominal start threshold.



# NCL2801LED1GEVB




Figure 2. PCB Outline and Top Silkscreen




Figure 3. Bottom Silkscreen

# NCL2801LED1GEVB


## TEST PROCEDURE

### Required Equipment

- AC Source – 90 to 277 V ac 50/60 Hz, Minimum 250 W capability
- AC Wattmeter – 250 W Minimum, THDi measurement capability
- DC Voltmeter – 500 V dc Minimum, 0.1% accuracy
- DC Ammeter – 1 A dc Minimum, 0.1% accuracy
- Adjustable DC lab supply, 13 V dc, 100 mA minimum
- Electronic Load, 500 V dc, 250 W Minimum

### Test Connections

1. Connect AC power to the input of the wattmeter. Connect output of wattmeter to input connector J1 of UUT. Connect J1 Earth to ground for safety.
2. Connect UUT output connector J2 'Vout' to DC ammeter. Connect other lead of DC ammeter to "+" of electronic load. Connect UUT output connector J2 'RTN' to "--" of electronic load.
3. Connect DC voltmeter to UUT output connector J2 'Vout' and 'RTN'.
4. Connect UUT bias connector J3 '+27Vdc Max' to "+" lead of DC lab supply. Connect UUT bias connector J3 'RTN' to "--" lead of DC lab supply.



NOTE: Unless otherwise specified, all voltage measurements are taken at the terminals of the UUT.

Figure 4. Test Setup

### No Load Test

1. Apply 13 V dc to Vcc connector J3
  2. Set electronic load to zero amps
  3. Apply 230 V ac to input connector J1.
- Caution: Do not touch the UUT once it is energized. Hazardous voltages are present.**
4. Verify Output Voltage is 436.5 to 463.5 V dc
  5. Set input voltage on J1 to zero volts, Set Vcc on J3 to zero volts

5. Apply 277 V ac to input connector J1. Verify performance per table below.

Input Voltage	Input Power	THDi	Output Voltage	Output Current
90	< 229 W	< 6%	436.5 to 463.5 V	0.435 to 0.450 A
277	< 217 W	< 5%	436.5 to 463.5 V	0.435 to 0.450 A

### Load Test

1. Set electronic load to 0.443 Amps (full load)
  2. Apply 90 V ac to input connector J1.
- Caution: Do not touch the UUT once it is energized. Hazardous voltages are present.**
3. Apply 13 V dc to Vcc connector J3
  4. Verify performance per table below. (THDi is input current distortion)

6. Set ac input voltage on connector J1 to zero.
7. Set bias power on Vcc connector J3 to zero.
8. **Ensure Vout < 30 V dc before handling UUT.**

Test Complete

# NCL2801LED1GEVB

## TYPICAL TEST DATA




Figure 5. THDi Performance




Figure 6. Line and Load Regulation Performance

# NCL2801LED1GEVB




Figure 7. Power Factor Performance




Figure 8. Efficiency



# NCL2801LED1GEVB




Figure 9. 90 V ac Full Load Startup

**onsemi**, **Onsemi**, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "**onsemi**" or its affiliates and/or subsidiaries in the United States and/or other countries. **onsemi** owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of **onsemi**'s product/patent coverage may be accessed at [www.onsemi.com/site/pdf/Patent-Marking.pdf](http://www.onsemi.com/site/pdf/Patent-Marking.pdf). **onsemi** is an Equal Opportunity/Affirmative Action Employer. This literature is subject to all applicable copyright laws and is not for resale in any manner.

The evaluation board/kit (research and development board/kit) (hereinafter the "board") is not a finished product and is not available for sale to consumers. The board is only intended for research, development, demonstration and evaluation purposes and will only be used in laboratory/development areas by persons with an engineering/technical training and familiar with the risks associated with handling electrical/mechanical components, systems and subsystems. This person assumes full responsibility/liability for proper and safe handling. Any other use, resale or redistribution for any other purpose is strictly prohibited.

**THE BOARD IS PROVIDED BY ONSEMI TO YOU "AS IS" AND WITHOUT ANY REPRESENTATIONS OR WARRANTIES WHATSOEVER. WITHOUT LIMITING THE FOREGOING, ONSEMI (AND ITS LICENSORS/SUPPLIERS) HEREBY DISCLAIMS ANY AND ALL REPRESENTATIONS AND WARRANTIES IN RELATION TO THE BOARD, ANY MODIFICATIONS, OR THIS AGREEMENT, WHETHER EXPRESS, IMPLIED, STATUTORY OR OTHERWISE, INCLUDING WITHOUT LIMITATION ANY AND ALL REPRESENTATIONS AND WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, TITLE, NON-INFRINGEMENT, AND THOSE ARISING FROM A COURSE OF DEALING, TRADE USAGE, TRADE CUSTOM OR TRADE PRACTICE.**

**onsemi** reserves the right to make changes without further notice to any board.

You are responsible for determining whether the board will be suitable for your intended use or application or will achieve your intended results. Prior to using or distributing any systems that have been evaluated, designed or tested using the board, you agree to test and validate your design to confirm the functionality for your application. Any technical, applications or design information or advice, quality characterization, reliability data or other services provided by **onsemi** shall not constitute any representation or warranty by **onsemi**, and no additional obligations or liabilities shall arise from **onsemi** having provided such information or services.

**onsemi** products including the boards are not designed, intended, or authorized for use in life support systems, or any FDA Class 3 medical devices or medical devices with a similar or equivalent classification in a foreign jurisdiction, or any devices intended for implantation in the human body. You agree to indemnify, defend and hold harmless **onsemi**, its directors, officers, employees, representatives, agents, subsidiaries, affiliates, distributors, and assigns, against any and all liabilities, losses, costs, damages, judgments, and expenses, arising out of any claim, demand, investigation, lawsuit, regulatory action or cause of action arising out of or associated with any unauthorized use, even if such claim alleges that **onsemi** was negligent regarding the design or manufacture of any products and/or the board.

This evaluation board/kit does not fall within the scope of the European Union directives regarding electromagnetic compatibility, restricted substances (RoHS), recycling (WEEE), FCC, CE or UL, and may not meet the technical requirements of these or other related directives.

FCC WARNING – This evaluation board/kit is intended for use for engineering development, demonstration, or evaluation purposes only and is not considered by **onsemi** to be a finished end product fit for general consumer use. It may generate, use, or radiate radio frequency energy and has not been tested for compliance with the limits of computing devices pursuant to part 15 of FCC rules, which are designed to provide reasonable protection against radio frequency interference. Operation of this equipment may cause interference with radio communications, in which case the user shall be responsible, at its expense, to take whatever measures may be required to correct this interference.

**onsemi** does not convey any license under its patent rights nor the rights of others.

LIMITATIONS OF LIABILITY: **onsemi** shall not be liable for any special, consequential, incidental, indirect or punitive damages, including, but not limited to the costs of requalification, delay, loss of profits or goodwill, arising out of or in connection with the board, even if **onsemi** is advised of the possibility of such damages. In no event shall **onsemi**'s aggregate liability from any obligation arising out of or in connection with the board, under any theory of liability, exceed the purchase price paid for the board, if any.

The board is provided to you subject to the license and other terms per **onsemi**'s standard terms and conditions of sale. For more information and documentation, please visit [www.onsemi.com](http://www.onsemi.com).

## ADDITIONAL INFORMATION

### TECHNICAL PUBLICATIONS:

Technical Library: [www.onsemi.com/design/resources/technical-documentation](http://www.onsemi.com/design/resources/technical-documentation)  
onsemi Website: [www.onsemi.com](http://www.onsemi.com)

ONLINE SUPPORT: [www.onsemi.com/support](http://www.onsemi.com/support)

For additional information, please contact your local Sales Representative at [www.onsemi.com/support/sales](http://www.onsemi.com/support/sales)