Data Sheet

January 2003

6A, 30V, 0.032 Ohm, Dual N-Channel, Logic Level UltraFET Power MOSFET



This N-Channel power MOSFET is manufactured using the innovative UltraFET process. This advanced process technology achieves the

lowest possible on-resistance per silicon area, resulting in outstanding performance. This device is capable of withstanding high energy in the avalanche mode and the diode exhibits very low reverse recovery time and stored charge. It was designed for use in applications where power efficiency is important, such as switching regulators, switching converters, motor drivers, relay drivers, low-voltage bus switches, and power management in portable and battery-operated products.

Formerly developmental type TA76113.

Ordering Information


| PART NUMBER | PACKAGE | BRAND |
|-------------|----------|----------|
| HUF76113DK8 | MS-012AA | 76113DK8 |

NOTE: When ordering, use the entire part number. Add the suffix T to obtain the variant in tape and reel, e.g., HUF76113DK8T.

Features


- · Logic Level Gate Drive
- 6A, 30V
- Ultra Low On-Resistance, $r_{DS(ON)} = 0.032\Omega$
- Temperature Compensating PSPICE® Model
- Temperature Compensating SABER[™] Model
- Thermal Impedance SPICE Model
- Thermal Impedance SABER Model
- · Peak Current vs Pulse Width Curve
- UIS Rating Curve
- · Related Literature
 - TB334, "Guidelines for Soldering Surface Mount Components to PC Boards"

Symbol



Packaging

JEDEC MS-012AA



HUF76113DK8

Absolute Maximum Ratings $T_A = 25^{\circ}C$, Unless Otherwise Specified

| | HUF76113DK8 | UNITS |
|---|-------------|-------|
| Drain to Source Voltage (Note 1)V _{DSS} | 30 | V |
| Drain to Gate Voltage (R _{GS} = 20kΩ) (Note 1) | 30 | V |
| Gate to Source Voltage | ±20 | V |
| Drain Current | | |
| Continuous (T _A = 25°C, V _{GS} = 10V) (Figure 2) (Note 2) | 6 | Α |
| Continuous (T _A = 100°C, V _{GS} = 5V) (Note 3) | 1.8 | Α |
| Continuous (T _A = 100 ^o C, V _{GS} = 4.5V) (Note 3) | 1.7 | Α |
| Pulsed Drain Current | Figure 4 | |
| Pulsed Avalanche Rating | Figure 6 | |
| Power Dissipation (Note 2) | 2.5 | W |
| Derate Above 25°C | 0.02 | W/oC |
| Operating and Storage Temperature | -55 to 150 | °C |
| Maximum Temperature for Soldering | | |
| Leads at 0.063in (1.6mm) from Case for 10sTL | 300 | οС |
| Package Body for 10s, See Techbrief 334 | 260 | °С |

CAUTION: Stresses above those listed in "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress only rating and operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied.

NOTES:

- 1. $T_J = 25^{\circ}C$ to $125^{\circ}C$.
- 2. 50oC/W measured using FR-4 board at 1 second.
- 3. 228°C/W measured using FR-4 board with 0.006 in² footprint at 1000 seconds.

Electrical Specifications $T_A = 25^{\circ}C$, Unless Otherwise Specified

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
|---|---------------------|--|-----|-------|-------|-------|
| OFF STATE SPECIFICATIONS | 1 | | ' | | | |
| Drain to Source Breakdown Voltage | BV _{DSS} | $I_D = 250 \mu A, V_{GS} = 0V \text{ (Figure 12)}$ | 30 | - | - | V |
| Zero Gate Voltage Drain Current | I _{DSS} | V _{DS} = 25V, V _{GS} = 0V | - | - | 1 | μА |
| | | V _{DS} = 25V, V _{GS} = 0V, T _C = 150 ^o C | - | - | 250 | μА |
| Gate to Source Leakage Current | I _{GSS} | V _{GS} = ±20V | - | - | ±100 | nA |
| ON STATE SPECIFICATIONS | | | ' | | | |
| Gate to Source Threshold Voltage | V _{GS(TH)} | $V_{GS} = V_{DS}, I_{D} = 250\mu A \text{ (Figure 11)}$ | 1 | - | 3 | V |
| Drain to Source On Resistance | r _{DS(ON)} | I _D = 6A, V _{GS} = 10V (Figures 9, 10) | - | 0.026 | 0.032 | Ω |
| | | I _D = 1.8A, V _{GS} = 5V (Figure 9) | - | 0.033 | 0.041 | Ω |
| | | I _D = 1.7A, V _{GS} = 4.5V (Figure 9) | - | 0.035 | 0.043 | Ω |
| THERMAL SPECIFICATIONS | | | | | | |
| Thermal Resistance Junction to Ambient | $R_{\theta JA}$ | Pad Area = 0.76 in ² (Note 2) | - | - | 50 | °C/W |
| | | Pad Area = 0.027 in ² (See TB377) | - | - | 191 | °C/W |
| | | Pad Area = 0.006 in ² (See TB377) | - | - | 228 | °C/W |
| SWITCHING SPECIFICATIONS ($V_{GS} = 4$. | 5V) | | | | | |
| Turn-On Time | t _{ON} | $V_{DD} = 15V, I_{D} \cong 1.7A, R_{L} = 8.8\Omega,$ | - | - | 110 | ns |
| Turn-On Delay Time | t _d (ON) | $V_{GS} = 4.5V, R_{GS} = 18\Omega,$ (Figure 15) | - | 17 | - | ns |
| Rise Time | t _r | | - | 57 | - | ns |
| Turn-Off Delay Time | t _{d(OFF)} | | - | 32 | - | ns |
| Fall Time | t _f | | - | 38 | - | ns |
| Turn-Off Time | tOFF | | - | - | 105 | ns |

Electrical Specifications $T_A = 25^{\circ}C$, Unless Otherwise Specified

| PARAMETER | SYMBOL | TEST CONDITIONS | | MIN | TYP | MAX | UNITS |
|-------------------------------|----------------------|--|--|-----|------|------|-------|
| SWITCHING SPECIFICATIONS (VGS | S = 10V) | • | | | ! | | ! |
| Turn-On Time | t _{ON} | V_{DD} = 15V, I_{D} \cong 6A, R_{L} = 2.5Ω, V_{GS} = 10V, R_{GS} = 18Ω (Figure 16) | | - | - | 60 | ns |
| Turn-On Delay Time | t _d (ON) | | | - | 6.5 | - | ns |
| Rise Time | t _r | | | - | 33 | - | ns |
| Turn-Off Delay Time | t _d (OFF) | | | - | 50 | - | ns |
| Fall Time | t _f | | | - | 40 | - | ns |
| Turn-Off Time | tOFF | | | - | - | 135 | ns |
| GATE CHARGE SPECIFICATIONS | | | | | | | |
| Total Gate Charge | Q _{g(TOT)} | V _{GS} = 0V to 10V | | - | 16.0 | 19.2 | nC |
| Gate Charge at 5V | Q _{g(5)} | V _{GS} = 0V to 5V | $R_L = 8.3\Omega$ $I_{g(REF)} = 1.0$ mA | - | 8.4 | 10.2 | nC |
| Threshold Gate Charge | Q _{g(TH)} | V _{GS} = 0V to 1V | (Figure 14) | - | 0.55 | 0.66 | nC |
| Gate to Source Gate Charge | Q _{gs} | | | - | 1.50 | - | nC |
| Gate to Drain "Miller" Charge | Q _{gd} | 1 | | - | 3.90 | - | nC |
| CAPACITANCE SPECIFICATIONS | | | | | | | |
| Input Capacitance | C _{ISS} | $V_{DS} = 25V, V_{GS} = 0V,$ f = 1MHz (Figure 13) | | - | 605 | - | pF |
| Output Capacitance | C _{OSS} | | | - | 275 | - | pF |
| Reverse Transfer Capacitance | C _{RSS} | | | - | 40 | - | pF |

Source to Drain Diode Specifications

| PARAMETER | SYMBOL | TEST CONDITIONS | MIN | TYP | MAX | UNITS |
|-------------------------------|-----------------|---|-----|-----|------|-------|
| Source to Drain Diode Voltage | V _{SD} | I _{SD} = 6A | | - | 1.25 | V |
| | | I _{SD} = 1.8A | | | 1.00 | V |
| Reverse Recovery Time | t _{rr} | $I_{SD} = 1.8A$, $dI_{SD}/dt = 100A/\mu s$ | - | - | 40 | ns |
| Reverse Recovered Charge | Q _{RR} | $I_{SD} = 1.8A$, $dI_{SD}/dt = 100A/\mu s$ | - | - | 42 | nC |

Typical Performance Curves




FIGURE 1. NORMALIZED POWER DISSIPATION vs AMBIENT TEMPERATURE




FIGURE 2. MAXIMUM CONTINUOUS DRAIN CURRENT vs AMBIENT TEMPERATURE

Typical Performance Curves (Continued)




FIGURE 3. NORMALIZED MAXIMUM TRANSIENT THERMAL IMPEDANCE




FIGURE 4. PEAK CURRENT CAPABILITY





FIGURE 5. FORWARD BIAS SAFE OPERATING AREA



NOTE: Refer to Fairchild Application Notes AN9321 and AN9322.

FIGURE 6. UNCLAMPED INDUCTIVE SWITCHING CAPABILITY

Typical Performance Curves (Continued)




FIGURE 7. TRANSFER CHARACTERISTICS




FIGURE 9. DRAIN TO SOURCE ON RESISTANCE vs GATE VOLTAGE AND DRAIN CURRENT




FIGURE 11. NORMALIZED GATE THRESHOLD VOLTAGE vs JUNCTION TEMPERATURE




FIGURE 8. SATURATION CHARACTERISTICS




FIGURE 10. NORMALIZED DRAIN TO SOURCE ON RESISTANCE vs JUNCTION TEMPERATURE




FIGURE 12. NORMALIZED DRAIN TO SOURCE BREAKDOWN VOLTAGE vs JUNCTION TEMPERATURE

Typical Performance Curves (Continued)




FIGURE 13. CAPACITANCE vs DRAIN TO SOURCE VOLTAGE




FIGURE 15. SWITCHING TIME vs GATE RESISTANCE

V_{DD} = 15V WAVEFORMS IN DESCENDING ORDER: I_D = 6A I_D = 1.8A Q_g, GATE CHARGE (nC)

NOTE: Refer to Fairchild Application Notes AN7254 and AN7260.

FIGURE 14. GATE CHARGE WAVEFORMS FOR CONSTANT

GATE CURRENT




FIGURE 16. SWITCHING TIME vs GATE RESISTANCE

Test Circuits and Waveforms




FIGURE 17. UNCLAMPED ENERGY TEST CIRCUIT




FIGURE 18. UNCLAMPED ENERGY WAVEFORMS

Test Circuits and Waveforms (Continued)




FIGURE 19. GATE CHARGE TEST CIRCUIT




FIGURE 21. SWITCHING TIME TEST CIRCUIT

Thermal Resistance vs. Mounting Pad Area

The maximum rated junction temperature, T_{JM} , and the thermal resistance of the heat dissipating path determines the maximum allowable device power dissipation, P_{DM} , in an application. Therefore the application's ambient temperature, T_A (°C), and thermal resistance $R_{\theta JA}$ (°C/W) must be reviewed to ensure that T_{JM} is never exceeded. Equation 1 mathematically represents the relationship and serves as the basis for establishing the rating of the part.

$$P_{DM} = \frac{(T_{JM} - T_A)}{Z_{\theta JA}} \tag{EQ. 1}$$

In using surface mount devices such as the SOP-8 package, the environment in which it is applied will have a significant influence on the part's current and maximum power dissipation ratings. Precise determination of P_{DM} is complex and influenced by many factors:

- Mounting pad area onto which the device is attached and whether there is copper on one side or both sides of the board.
- The number of copper layers and the thickness of the board.




FIGURE 20. GATE CHARGE WAVEFORMS




FIGURE 22. SWITCHING TIME WAVEFORM

- 3. The use of external heat sinks.
- 4. The use of thermal vias.
- 5. Air flow and board orientation.
- For non steady state applications, the pulse width, the duty cycle and the transient thermal response of the part, the board and the environment they are in.

Fairchild provides thermal information to assist the designer's preliminary application evaluation. Figure 23 defines the $R_{\theta JA}$ for the device as a function of the top copper (component side) area. This is for a horizontally positioned FR-4 board with 1oz copper after 1000 seconds of steady state power with no air flow. This graph provides the necessary information for calculation of the steady state junction temperature or power dissipation. Pulse applications can be evaluated using the Fairchild device Spice thermal model or manually utilizing the normalized maximum transient thermal impedance curve.

Displayed on the curve are $R_{\theta JA}$ values listed in the Electrical Specifications table. The points were chosen to depict the compromise between the copper board area, the thermal resistance and ultimately the power dissipation, P_{DM} .

Thermal resistances corresponding to other copper areas can be obtained from Figure 23 or by calculation using Equation 2. $R_{\theta JA}$ is defined as the natural log of the area times a cofficient added to a constant. The area, in square inches is the top copper area including the gate and source pads.

$$R_{\theta,IA} = 103.2 - 24.3 \times ln(Area)$$
 (EQ. 2)




FIGURE 23. THERMAL RESISTANCE vs MOUNTING PAD AREA

While Equation 2 describes the thermal resistance of a single die, several of the new UltraFETs are offered with two die in the SOP-8 package. The dual die SOP-8 package introduces an additional thermal component, thermal coupling resistance, $R_{\theta\beta}$. Equation 3 describes $R_{\theta\beta}$ as a function of the top copper mounting pad area.

$$R_{\theta\beta} = 46.4 - 21.7 \times \ln(\text{Area})$$
 (EQ. 3)

The thermal coupling resistance vs. copper area is also graphically depicted in Figure 23. It is important to note the thermal resistance ($R_{\theta JA}$) and thermal coupling resistance ($R_{\theta \beta}$) are equivalent for both die. For example at 0.1 square inches of copper:

$$R_{\theta JA1} = R_{\theta JA2} = 159^{\circ}C/W$$

$$R_{\theta\beta 1} = R_{\theta\beta 2} = 97^{\circ}\text{C/W}$$

 T_{J1} and T_{J2} define the junction temerature of the respective die. Similarly, P_1 and P_2 define the power dissipated in each die. The steady state junction temperature can be calculated using Equation 4 for die 1and Equation 5 for die 2.

Example: To calculate the junction temperature of each die when die 2 is dissipating 0.5 Watts and die 1 is dissipating 0 Watts. The ambient temperature is 70°C and the package is mounted to a top copper area of 0.1 square inches per die. Use Equation 4 to calulate T_{J1} and and Equation 5 to calulate T_{J2} ..

$$\mathsf{T}_{J1} = \mathsf{P}_1 \mathsf{R}_{\theta JA} + \mathsf{P}_2 R_{\theta \beta} + \mathsf{T}_A \tag{EQ. 4}$$

 $T_{J1} = (0 \text{ Watts})(159^{\circ}\text{C/W}) + (0.5 \text{ Watts})(97^{\circ}\text{C/W}) + 70^{\circ}\text{C}$

 $T_{J1} = 119^{\circ}C$

$$\mathsf{T}_{J2} = \mathsf{P}_2 \mathsf{R}_{\theta J \mathsf{A}} + \mathsf{P}_1 \mathsf{R}_{\theta \beta} + \mathsf{T}_{\mathsf{A}} \tag{EQ. 5}$$

 $T_{.12} = (0.5 \text{ Watts})(159^{\circ}\text{C/W}) + (0 \text{ Watts})(97^{\circ}\text{C/W}) + 70^{\circ}\text{C}$

$$T_{J2} = 150^{\circ}C$$

The transient thermal impedance $(Z_{\theta JA})$ is also effected by varied top copper board area. Figure 24 shows the effect of copper pad area on single pulse transient thermal impedance. Each trace represents a copper pad area in square inches corresponding to the descending list in the graph. Spice and SABER thermal models are provided for each of the listed pad areas.

Copper pad area has no perceivable effect on transient thermal impedance for pulse widths less than 100ms. For pulse widths less than 100ms the transient thermal impedance is determined by the die and package. Therefore, CTHERM1 through CTHERM5 and RTHERM1 through RTHERM5 remain constant for each of the thermal models. A listing of the model component values is available in Table 1.




FIGURE 24. THERMAL RESISTANCE vs MOUNTING PAD AREA

PSPICE Electrical Model

.SUBCKT HUF76113 2 1 3 ; REV July 1998 CA 12 8 8.50e-10 CB 15 14 8.05e-10 **LDRAIN** CIN 6 8 5.71e-10 DPLCAP DRAIN 5 -02 10 **RLDRAIN** DBODY 7 5 DBODYMOD ₹RSLC1 DBREAK 5 11 DBREAKMOD DBREAK ' 51 **DPLCAP 10 5 DPLCAPMOD** RSLC2 **ESLC** 11 EBREAK 11 7 17 18 38.7 50 EDS 14 8 5 8 1 EGS 13 8 6 8 1 RDRAIN **DBODY** 8 **EBREAK FSG** FSG 6 10 6 8 1 **EVTHRES** EVTHRES 6 21 19 8 1 16 21 EVTEMP 20 6 18 22 1 19 8 **MWEAK LGATE EVTEMF RGATE** GATE 18 22 MMED IT 8 17 1 9 20 MSTRO RLGATE LDRAIN 2 5 1e-9 LSOURCE CIN LGATE 1 9 9.67e-10 SOURCE 8 LSOURCE 3 7 3.27e-10 **RSOURCE** MMED 16 6 8 8 MMEDMOD RLSOURCE MSTRO 16 6 8 8 MSTROMOD S1A S2A MWEAK 16 21 8 8 MWEAKMOD RBREAK 13 8 121 14 13 15 17 18 RBREAK 17 18 RBREAKMOD 1 RDRAIN 50 16 RDRAINMOD 3.04e-3 RVTEMP S1B o SZB RGATE 9 20 2.65 13 CB 19 CA RLDRAIN 2 5 10 ΙT 14 **RLGATE 199.67 VBAT RLSOURCE 373.27** 8 <u>5</u> **EGS EDS** RSLC1 5 51 RSLCMOD 1e-6 RSLC2 5 50 1e3 8 RSOURCE 8 7 RSOURCEMOD 25.0e-3 **RVTHRES** RVTHRES 22 8 RVTHRESMOD 1 **RVTEMP 18 19 RVTEMPMOD 1** S1A 6 12 13 8 S1AMOD S1B 13 12 13 8 S1BMOD S2A 6 15 14 13 S2AMOD S2B 13 15 14 13 S2BMOD VBAT 22 19 DC 1 ESLC 51 50 VALUE={(V(5,51)/ABS(V(5,51)))*(PWR(V(5,51)/(1e-6*256),2))} .MODEL DBODYMOD D (IS = 8.35e-13 RS = 1.39e-2 TRS1 = 1.03e-3 TRS2 = 6.85e-6 CJO = 9.11e-10 TT = 2.14e-8 M = 0.42) .MODEL DBREAKMOD D (RS = 8.21e-2 TRS1 = 2.25e-3 TRS2 = 4.14e-5) .MODEL DPLCAPMOD D (CJO = 3.76e-10 IS = 1e-30 N = 10 M = 0.68) .MODEL MMEDMOD NMOS (VTO = 2.03 KP = 3.75 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u RG = 2.65) .MODEL MSTROMOD NMOS (VTO = 2.36 KP = 50 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u) .MODEL MWEAKMOD NMOS (VTO = 1.77 KP = 0.10 IS = 1e-30 N = 10 TOX = 1 L = 1u W = 1u RG = 26.5 RS = 0.1) .MODEL RBREAKMOD RES (TC1 = 1e-3 TC2 = 1e-7) .MODEL RDRAINMOD RES (TC1 = 3.67e-2 TC2 = 4.11e-5) .MODEL RSLCMOD RES (TC1 = 2.26e-3 TC2 = 1.23e-6) .MODEL RSOURCEMOD RES (TC1 = 0 TC2 = 0) .MODEL RVTHRESMOD RES (TC = -2.97e-3 TC2 = -5.91e-6) .MODEL RVTEMPMOD RES (TC1 = -7.41e-4 TC2 = 9.41e-7) .MODEL S1AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -6.05 VOFF= -2.00) .MODEL S1BMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = -2.00 VOFF= -6.05) .MODEL S2AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = 0.00 VOFF= 0.60) .MODEL S2AMOD VSWITCH (RON = 1e-5 ROFF = 0.1 VON = 0.60 VOFF= 0.00)

NOTE: For further discussion of the PSPICE model, consult **A New PSPICE Sub-Circuit for the Power MOSFET Featuring Global Temperature Options**: IEEE Power Electronics Specialist Conference Records, 1991, written by William J. Hepp and C. Frank Wheatley.

SABER Electrical Model

```
REV July 1998
template huf76113 n2,n1,n3
electrical n2,n1,n3
var i iscl
d..model dbodymod = (is = 8.35e-13, cjo = 9.11e-10, tt = 2.14e-8, m = 0.42)
d..model dbreakmod = ()
d..model dplcapmod = (cio = 3.76e-10. is = 1e-30. n = 10. m = 0.68)
m..model mmedmod = (type=_n, vto = 2.03, kp = 3.75, is = 1e-30, tox = 1) m..model mstrongmod = (type=_n, vto = 2.36, kp = 50, is = 1e-30, tox = 1)
m..model mweakmod = (type=_n, vto = 1.77, kp = 0.1, is = 1e-30, tox = 1)
sw_vcsp..model s1amod = (ron = 1e-5, roff = 0.1, von = -6.05, voff = -2)
                                                                                                                                     LDRAIN
                                                                                     DPLCAP
sw_vcsp..model s1bmod = (ron =1e-5, roff = 0.1, von = -2, voff = -6.05)
                                                                                                                                                DRAIN
sw_vcsp..model s2amod = (ron = 1e-5, roff = 0.1, von = 0, voff = 0.6)
                                                                                  10
sw_vcsp..model s2bmod = (ron = 1e-5, roff = 0.1, von = 0.6, voff = 0)
                                                                                                                                    RLDRAIN
                                                                                                 ≷RSLC1
                                                                                                               RDBREAK
c.ca n12 n8 = 8.5e-10
                                                                                                  51
                                                                                   RSLC2 €
c.cb n15 n14 = 8.05e-10
                                                                                                                        72
                                                                                                                                     RDBODY
                                                                                                     ISCL
c.cin n6 n8 = 5.71e-10
                                                                                                                 DBREAK
                                                                                                   50
d.dbody n7 n71 = model=dbodymod
d.dbreak n72 n11 = model=dbreakmod
                                                                                                  RDRAIN
                                                                                                                                   71
                                                                                8
d.dplcap n10 n5 = model=dplcapmod
                                                                         ESG
                                                                                      EVTHRES
                                                                                                      16
                                                                                                  21
i.it n8 n17 = 1
                                                                                         (<u>19</u>
8
                                                                                                                   MWEAK
                                                     LGATE
                                                                       EVTEMP
                                                                                                                                     DBODY
                                                               RGATE
                                            GATE
I.ldrain n2 n5 = 1e-9
                                                                                                                   EBREAK
                                                                                                     MMED
I.lgate n1 n9 = 9.67e-10
                                                                      20
                                                                                            MSTRO
I.Isource n3 n7 = 3.27e-10
                                                     RLGATE
                                                                                                                                    LSOURCE
                                                                                            CIN
m.mmed n16 n6 n8 n8 = model=mmedmod, l=1u, w=1u
                                                                                                                                               SOURCE
                                                                                                       8
m.mstrong n16 n6 n8 n8 = model=mstrongmod, l=1u, w=1u
                                                                                                                  RSOURCE
m.mweak n16 n21 n8 n8 = model=mweakmod, l=1u, w=1u
                                                                                                                                   RLSOURCE
res.rbreak n17 n18 = 1, tc1 = 1e-3, tc2 = 1e-7
                                                                        S1A
                                                                                                                       RBREAK
res.rdbody n71 n5 = 1.39e-2. tc1 = 1.03e-3. tc2 = 6.85e-6
                                                                             <u>13</u>
8
                                                                                   <u>14</u>
13
                                                                                           15
                                                                                                                   17
                                                                                                                          ₩
                                                                                                                                  18
res.rdbreak n72 n5 = 8.21e-2, tc1 = 2.25e-3, tc2 = 4.14e-5
res.rdrain n50 n16 = 3.04e-3, tc1 = 3.67e-2, tc2 = 4.11e-5
                                                                        S1B
                                                                                     S<sub>2</sub>B
                                                                                                                                ₹RVTEMP
res.rgate n9 n20 = 2.65
                                                                                13
                                                                                            CB
res.rldrain n2 n5 = 10
                                                                                                                                  19
                                                                  CA
                                                                                                                 ΙT
                                                                                                  14
res.rlgate n1 n9 = 9.67
                                                                                                                                    VBAT
res.rlsource n3 n7 = 3.27
                                                                            EGS
                                                                                         EDS
res.rslc1 n5 n51 = 1e-6, tc1 = 2.26e-3, tc2 = 1.23e-6
res.rslc2 n5 n50 = 1e3
                                                                                                               8
res.rsource n8 n7 = 25e-3, tc1 = 0, tc2 = 0
res.rvtemp n18 n19 = 1, tc1 = -7.41e-4, tc2 = 9.41e-7
                                                                                                                      RVTHRES
res.rvthres n22 n8 = 1, tc1 = -2.97e-3, tc2 = -5.91e-6
spe.ebreak n11 n7 n17 n18 = 38.7
^{\circ} spe.eds n14 n8 n5 n8 = 1
spe.egs n13 n8 n6 n8 = 1
spe.esg n6 n10 n6 n8 = 1
spe.evtemp n20 n6 n18 n22 = 1
spe.evthres n6 n21 n19 n8 = 1
sw_vcsp.s1a n6 n12 n13 n8 = model=s1amod
sw_vcsp.s1b n13 n12 n13 n8 = model=s1bmod
sw_vcsp.s2a n6 n15 n14 n13 = model=s2amod
sw_vcsp.s2b n13 n15 n14 n13 = model=s2bmod
v.vbat n22 n19 = dc=1
equations {
i (n51->n50) +=iscl
iscl: v(n51,n50) = ((v(n5,n51)/(1e-9+abs(v(n5,n51))))*((abs(v(n5,n51)*1e6/256))**2))
```

SPICE Thermal Model




TABLE 1. Thermal Models

| COMPONANT | 0.02 in ² | 0.14 in ² | 0.25 in ² | 0.38 in ² | 0.50 in ² |
|-----------|----------------------|----------------------|----------------------|----------------------|----------------------|
| CTHERM6 | 9.0e-2 | 1.3e-1 | 1.5e-1 | 1.5e-1 | 1.5e-1 |
| CTHERM7 | 4.0e-1 | 6.0e-1 | 4.5e-1 | 6.5e-1 | 7.5e-1 |
| CTHERM8 | 1.4 | 2.5 | 2.2 | 3 | 3 |
| RTHERM6 | 39 | 26 | 20 | 20 | 20 |
| RTHERM7 | 42 | 32 | 31 | 29 | 23 |
| RTHERM8 | 48 | 35 | 38 | 31 | 25 |

TRADEMARKS

The following are registered and unregistered trademarks Fairchild Semiconductor owns or is authorized to use and is not intended to be an exhaustive list of all such trademarks.

| $ACEx^{TM}$ | FACT™ | ImpliedDisconnect™ | PACMAN™ | SPM TM |
|----------------------|----------------------|------------------------|--------------------------|------------------------|
| ActiveArray™ | FACT Quiet Series™ | ISOPLANAR™ | POP^{TM} | Stealth™ |
| Bottomless™ | FAST [®] | LittleFET™ | Power247™ | SuperSOT™-3 |
| CoolFET™ | FASTr™ | MicroFET™ | PowerTrench [®] | SuperSOT™-6 |
| CROSSVOLT™ | FRFET™ | MicroPak™ | QFET™ | SuperSOT™-8 |
| DOME™ | GlobalOptoisolator™ | MICROWIRE™ | QS™ | SyncFET™ |
| EcoSPARK™ | GTO™ | MSX™ | QT Optoelectronics™ | TinyLogic [®] |
| E ² CMOS™ | HiSeC™ | MSXPro™ | Quiet Series™ | TruTranslation™ |
| EnSigna™ | I^2C^{TM} | OCX^{TM} | RapidConfigure™ | UHC™ |
| Across the board | . Around the world.™ | OCXPro™ | RapidConnect™ | UltraFET [®] |
| The Power Franc | hise™ | OPTOLOGIC [®] | SILENT SWITCHER® | VCX^{TM} |
| Programmable A | ctive Droop™ | OPTOPLANAR™ | SMART START™ | |

DISCLAIMER

FAIRCHILD SEMICONDUCTOR RESERVES THE RIGHT TO MAKE CHANGES WITHOUT FURTHER NOTICE TO ANY PRODUCTS HEREIN TO IMPROVE RELIABILITY, FUNCTION OR DESIGN. FAIRCHILD DOES NOT ASSUME ANY LIABILITY ARISING OUT OF THE APPLICATION OR USE OF ANY PRODUCT OR CIRCUIT DESCRIBED HEREIN; NEITHER DOES IT CONVEY ANY LICENSE UNDER ITS PATENT RIGHTS, NOR THE RIGHTS OF OTHERS.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF FAIRCHILD SEMICONDUCTOR CORPORATION.

As used herein:

1. Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, or (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in significant injury to the user.

2. A critical component is any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

PRODUCT STATUS DEFINITIONS Definition of Terms

| Datasheet Identification | Product Status | Definition |
|--------------------------|---------------------------|---|
| Advance Information | Formative or In Design | This datasheet contains the design specifications for product development. Specifications may change in any manner without notice. |
| Preliminary | First Production | This datasheet contains preliminary data, and supplementary data will be published at a later date. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| No Identification Needed | Full Production | This datasheet contains final specifications. Fairchild Semiconductor reserves the right to make changes at any time without notice in order to improve design. |
| Obsolete | Not In Production | This datasheet contains specifications on a product that has been discontinued by Fairchild semiconductor. The datasheet is printed for reference information only. |