

USB Dual-Port Power Switch and Current Monitor

Features

- Dual-Port Power Switches:
 - 2.9V to 5.5V source voltage range
 - 3A continuous current per V_{BUS} port with 40 m Ω On resistance per switch
 - Independent port power switch enable pins
 - DUAL fault ALERT# active drain output pins
 - Trip mode current limiting behavior
 - Undervoltage and overvoltage lockout
 - Back-drive, back-voltage protection
 - Auto-recovery fault handling with low test current
 - BOOST# logic output to increase DC-DC converter output under large load conditions
- SMBus 2.0/I²C Mode Features:
 - Three programmable current limits assignable to each power switch
 - Other SMBus addresses available upon request
 - Block read and block write
- Self-Contained Current Monitoring (No External Sense Resistor Required)
- Fully Programmable Per-Port Charge Rationing and Behaviors
- Automatic V_{BUS} Discharge Function
- Wide Operating Temperature Range:
 - -40°C to +105°C
- · Passes Automotive AEC-Q100 Reliability Testing

Description

The UCS2113-C is a dual USB port power switch configuration which can provide 3A continuous current per V_{BUS} port with precision overcurrent limiting (OCL), port power switch enables, auto-recovery fault handling, undervoltage and overvoltage lockout, back-drive protection and back-voltage protection, and thermal protection.

The UCS2113-C is well suited for both stand-alone and applications having SMBus/I²C communications.


For applications with SMBus, the UCS2113-C provides per-port current monitoring and three programmable current limits per switch, ranging from 3.5A to 5.2A. Per-port charge rationing is also provided ranging from 3.8 mAh to 246.3 Ah.

In stand-alone mode, the UCS2113-C provides three current limits for both switches, ranging from 3.5A + 3.5A to 5.2A + 5.2A (see Table 1-1).


Both power switches include an independent $\mathsf{V}_{\mathsf{BUS}}$ discharge function.

The UCS2113-C is available in a 4x4 mm 20-pin QFN package.

Package Type



Block Diagram



1.0 **ELECTRICAL CHARACTERISTICS**

Absolute Maximum Ratings †

Voltage on V_{DD} , V_S , and V_{BUS} pins	0.3 to 6V
Pull-Up Voltage (V _{PULLUP})	0.3 to V _{DD} + 0.3
Port Power Switch Current	
Voltage on any Other Pin to Ground	
Current on any Other Pin	
Package Power Dissipation	
Operating Ambient Temperature Range	40°C to +105°C
Storage Temperature Range	55°C to +150°C

† Notice: Stresses above those listed under "Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at those or any other conditions above those indicated in the operation listings of this specification is not implied. Exposure to maximum rating conditions for extended periods may affect device reliability.

TABLE 1-1	E 1-1: POWER DISSIPATION SUMMARY							
Board	Package	θJC	θ_{JA}	Derating Factor	T _A < +25°C Power Bating	F		

Board	Package	θJC	${\sf A}{\sf L}^{ heta}$	Derating Factor Above +25°C	T _A < +25°C Power Rating	T _A = +70°C Power Rating	T _A = +85°C Power Rating
High K (<mark>Note</mark>)	20-pin QFN 4x4 mm	6 °C/W	41 °C/W	24.4 mW/°C	2193 mW	1095 mW	729 mW
Low K (Note)	20-pin QFN 4x4 mm	6 °C/W	60 °C/W	16.67 mW/°C	1498 mW	748 mW	498 mW

A High-K board uses a thermal via design with the thermal landing soldered to the PCB ground plane with Note: 0.3 mm (12 mil) diameter vias in a 3x3 matrix (9 total) at 0.5 mm (20 mil) pitch. The board is multilayer with 1-ounce internal power and ground planes and 2-ounce copper traces on top and bottom. A Low-K board is a two-layer board without thermal via design with 2-ounce copper traces on the top and bottom.

TABLE 1-2: ELECTRICAL SPECIFICATIONS

Electrical Characteristics: Unless otherwise specified, V_{DD} = 4.5V to 5.5V, V_S = 2.9V to 5.5V, V_{PUILUP} = 3V to 5.5V, T_A = -40°C to 105°C. All typical values at V_{DD} = V_S = 5V, T_A = 27°C.

FOLLOF									
Characteristic	Symbol	Min.	Тур.	Max.	Unit	Conditions			
Power and Interrupts - DC									
Supply Voltage	V _{DD}	4.5	5	5.5	V				
Supply Current in Active (I _{DD_ACT} + I _{S1_ACT} + I _{S2_ACT})	I _{ACTIVE}	—	700	—	μA	Average current I _{BUS} = 0 mA			
Supply Current in Sleep (I _{DD_SLEEP} + I _{S1_SLEEP} + I _{S2_SLEEP})	I _{SLEEP}	—	6	20	μA	Average current $V_{PULLUP} \leq V_{DD}$			
Power-On Reset									
V _{DD} Low Threshold	V _{DD_TH}		4	4.3	V	V _{DD} voltage increasing (Note 1)			
V _{DD} Low Hysteresis	V _{DD_TH_HYST}	_	500	600	mV	V _{DD} voltage decreasing (Note 1)			

Note 1: This parameter is characterized, not 100% tested.

TABLE 1-2: ELECTRICAL SPECIFICATIONS (CONTINUED)

Electrical Characteristics: Unless otherwise specified, V _{DD} = 4.5V to 5.5V,	V _S = 2.9V to 5.5V,
V_{PULLUP} = 3V to 5.5V, T_A = -40°C to 105°C. All typical values at V_{DD} = V_S = 5	5V, T _A = 27°C.

Characteristic	Symbol	Min.	Тур.	Max.	Unit	Conditions
I/O Pins - SMCLK, SMDATA	, PWR_EN, ALE	RT#, BO	OST# -	DC Parar	neters	·
Output Low Voltage	V _{OL}	—	_	0.4	V	I _{SINK_IO} = 8 mA SMDATA, ALERT#, BOOST#
Input High Voltage	V _{IH}	2.0			V	PWR_EN, SMDATA, SMCLK
Input Low Voltage	V _{IL}		_	0.8	V	PWR_EN, SMDATA, SMCLK
Leakage Current	I _{LEAK}	_	_	±5	μA	Powered or unpowered $V_{PULLUP} \le V_{DD}$ T _A < 85°C (Note 1)
Interrupt Pins - AC Paramet	ters					
ALERT# Pin Blanking Time	t _{BLANK}	—	25	—	ms	Blanking time, coming out of reset
ALERT# Pin Interrupt Masking Time	t _{MASK}	—	5	—	ms	
BOOST# Pin Minimum Assertion Time	^t BOOST_MAT	_	1	_	s	
BOOST# Pin Assertion Current	I _{BOOST}	-	1.9	—	A	
SMBus/I ² C Timing	•				-	
Input Capacitance	C _{IN}		5	_	pF	
Clock Frequency	f _{SMB}	10	—	400	kHz	
Spike Suppression	t _{SP}		—	50	ns	
Bus Free Time Stop to Start	t _{BUF}	1.3	—	—	μs	
Start Setup Time	t _{SU:STA}	0.6	—	—	μs	
Start Hold Time	t _{HD:STA}	0.6	—	—	μs	
Stop Setup Time	t _{SU:STO}	0.6	—	—	μs	
Data Hold Time	t _{HD:DAT}	0	—	—	μs	When transmitting to the master
Data Hold Time	t _{HD:DAT}	0.3	—	—	μs	When receiving from the master
Data Setup Time	t _{SU:DAT}	0.6	—	—	μs	
Clock Low Period	t _{LOW}	1.3	—	—	μs	
Clock High Period	t _{HIGH}	0.6	—		μs	
Clock/Data Fall Time	t _{FALL}	—	—	300	ns	Min. = 20+0.1C _{LOAD} ns (Note 1)
Clock/Data Rise Time	t _{RISE}	-	—	300	ns	Min. = 20+0.1C _{LOAD} ns (Note 1)
Capacitive Load	C _{LOAD}			400	pF	Per bus line (Note 1)
Timeout	t _{TIMEOUT}	25	_	35	ms	Disabled by default (Note 1)
Idle Reset	t _{IDLE_RESET}	350			μs	Disabled by default (Note 1)

Note 1: This parameter is characterized, not 100% tested.

TABLE 1-2: ELECTRICAL SPECIFICATIONS (CONTINUED)

ELECTRICAL SPECIFICATIONS (CONTINUED) Electrical Characteristics: Unless otherwise specified, $V_{DD} = 4.5V$ to 5.5V, $V_S = 2.9V$ to 5.5V, $V_{PULLUP} = 3V$ to 5.5V, $T_A = -40^{\circ}$ C to 105°C. All typical values at $V_{DD} = V_S = 5V$, $T_A = 27^{\circ}$ C.											
Characteristic	Symbol	Min.	Тур.	Max.	Unit	Conditions					
Port Power Switch											
Port Power Switch - DC Parameter											
Overvoltage Lockout	V _{S_OV}		6		V	Note 2					
V _S Low Threshold	V _{S_UVLO}	_	2.5	_	V	Note 2					
V _S Low Hysteresis	V _{S_UVLO_HYST}	_	100		mV	Note 2					
On Resistance	R _{ON_PSW}	—	40		mΩ	4.75V < V _S < 5.25V					
V _S Leakage Current	I _{LEAK_VS}	_	-	5	μA	Sleep state into V _S pin on one channel (Note 1)					
Back-Voltage Protection Threshold	V _{BV_TH}		150		mV	$V_{BUS} > V_{S}$ $V_{S} > V_{S_{UVLO}}$					
Leakage Current	I _{LKG_1}	_	0	3	μA	$\label{eq:VDD} \begin{array}{l} V_{DD} < V_{DD_TH}, \\ \text{Leakage current from } V_{BUS} \text{ pins} \\ \text{to the } V_{DD} \text{ and the } V_{S} \text{ pins} \\ \text{(Note 1)} \end{array}$					
	I _{LKG_2}		0	2	μA	$V_{DD} > V_{DD_{TH}}$, Leakage current from V_{BUS} pins to the V_S pins, when the power switch is open (Note 1)					
Selectable Current Limits	I _{LIM1}	3.3	3.5	3.7	A	I_{LIM} Resistor = 22 kΩ or 120 kΩ (3.5A setting)					
	I _{LIM2}	_	4.3	—	A	I_{LIM} Resistor = 27 kΩ or 150 kΩ (4.3A setting)					
	I _{LIM3}		5.2	—	A	I_{LIM} Resistor = 33 k Ω or V_{DD} (5.2A setting)					
Pin Wake Time	t _{PIN_WAKE}	_	3		ms						
SMBus Wake Time	t _{SMB_WAKE}	_	4		ms						
Idle Sleep Time	t _{IDLE_SLEEP}		200		ms						
First Thermal Shutdown Stage Threshold	T _{TSD_LOW}		120	_	°C	Die Temperature at which the power switch will open if it is in constant current mode					
First Thermal Shutdown Stage Hysteresis	T _{TSD_LOW_HYST}	_	10	_	°C	Hysteresis for T _{TSD_LOW} func- tionality. Temperature must drop by this value before any of the power switches can be closed.					
Second Thermal Shutdown Stage Threshold	T _{TSD_HIGH}	_	135	_	°C	Die Temperature at which both power switches will open					
Second Thermal Shutdown Stage Hysteresis	T _{tsd_high_hyst}		25		°C	Hysteresis for T _{TSD_HIGH} functionality. Temperature must drop by this value before any of the power switches can be closed.					
Auto-Recovery Test Current	I _{TEST}		190		mA	Portable device attached, V _{BUS} = 0 V, Die temp < T _{TSD}					

Note 1: This parameter is characterized, not 100% tested.

TABLE 1-2: ELECTRICAL SPECIFICATIONS (CONTINUED)

Electrical Characteristics: Unless otherwise specified, $V_{DD} = 4.5V$ to 5.5V, $V_S = 2.9V$ to 5.5V, $V_{PULLUP} = 3V$ to 5.5V, $T_A = -40^{\circ}$ C to 105°C. All typical values at $V_{DD} = V_S = 5V$, $T_A = 27^{\circ}$ C.

Characteristic	Symbol	Min.	Тур.	Max.	Unit	Conditions
Auto-Recovery Test Voltage	V _{TEST}		750		mV	Portable device attached, $V_{BUS} = 0 V$ before application, Die temp < T_{TSD} Programmable, 250 - 1000 mV, default listed
Discharge Impedance	R _{DISCHARGE}		100		Ω	
Port Power Switch - AC Pa	rameters					
Turn-On Delay	t _{ON_PSW}	_	0.9	—	ms	PWR_EN active toggle to switch on time, V _{BUS} discharge not active
Turn-Off Time	t _{off_psw_ina}	_	0.75	_	ms	PWR_EN inactive toggle to switch off time C _{BUS} = 120 μF
Turn-Off Time	t _{off_psw_err}		1	_	ms	Over-current Error, V_{BUS} Min Error, or Discharge Error to switch off C_{BUS} = 120 µF
Turn-Off Time	t _{OFF_PSW_ERR1}	_	100		ns	TSD or Back-drive Error to switch off C _{BUS} = 120 µF
V _{BUS} Output Rise Time	t _{R_BUS}	_	1.1	_	ms	Measured from 10% to 90% of V_{BUS} , C_{LOAD} = 220 µF I_{LIM} = 1.0A
Soft Turn-On Rate	$\Delta I_{BUS} / \Delta_t$		100		mA/µs	
Temperature Update Time	t _{DC_TEMP}	_	200	_	ms	
Short-Circuit Response Time	t _{SHORT_LIM}	_	1.5	_	μs	Time from detection of short to current limit applied. No C_{BUS} applied
Short-Circuit Detection Time	t _{SHORT}	_	6		ms	Time from detection of short to port power switch disconnect and ALERT# pin assertion
Latched Mode Cycle Time	t _{UL}	—	7	—	ms	From PWR_EN edge transition from inactive to active to begin error recovery
Auto-Recovery Mode Cycle Time	t _{cycle}		25		ms	Time delay before error condition check. Programmable 15-50 ms, default listed
Auto-Recovery Delay	t _{TST}		20		ms	Portable device attached, V_{BUS} must be $\geq V_{TEST}$ after this time. Programmable 10-25 ms, default listed
Discharge Time	^t discharge		200		ms	Amount of time discharge resistor applied. Programmable 100-400 ms, default listed

Note 1: This parameter is characterized, not 100% tested.

TABLE 1-2: ELECTRICAL SPECIFICATIONS (CONTINUED)

Electrical Characteristics: Unless otherwise specified, V_{DD} = 4.5V to 5.5V, V_S = 2.9V to 5.5V, V_{A} = -40°C to 105°C. All typical values at V_{DD} = V_S = 5V, T_A = 27°C.								
Characteristic	Symbol	Min.	Тур.	Max.	Unit	Conditions		
Current Measurement - DC								
Current Measurement Range	I _{BUS_M}	0	—	3400	mA	Range (Note 2)		
Reported Current Measurement Resolution	ΔI_{BUS_M}	—	13.3		mA	1 LSB		
Current Measurement		—	±2		%	200 mA < I _{BUS} < 3400 mA		
Accuracy			±2	_	LSB	I _{BUS} < 200 mA		
Current Measurement - AC								
Sampling Rate	—		1.1	_	ms	Note 2		
Conversion Time Both Channels	t _{CONV}	—	2.2		ms	All registers updated in digital (Note 2)		
Charge Rationing - DC								
Accumulated Current Measurement Accuracy	—	—	±4.5		%			
Charge Rationing - AC								
Current Measurement Update Time	t _{PCYCLE}	—	1		S			

Note 1: This parameter is characterized, not 100% tested.

2: This parameter is ensured by design and not 100% tested.




FIGURE 1-1: SMBus Timing.

TABLE 1-3: TEMPERATURE SPECIFICATIONS

Parameters	Sym.	Min.	Тур.	Max.	Units	Conditions			
Temperature Ranges									
Operating Temperature Range	T _A	-40	_	+105	°C				
Operating Junction Temperature	TJ	-40	—	+125	°C				
Storage Temperature Range T _A -55 — +150 °C									
Thermal Package Resistances - see Table 1-1									

1.1 ESD and Transient Performance

TABLE 1-4: ESD RATINGS

ESD Specification	Rating or Value
Human Body Model (JEDEC JESD22-A114) - All pins	8 kV
Charged Device Model (JEDEC JESD22-C101) - All pins	500V

1.1.1 HUMAN BODY MODEL (HBM) PERFORMANCE

HBM testing verifies the ability to withstand ESD strikes, like those that occur during handling and manufacturing, and is done without power applied to the IC. To pass the test, the device must have no change in operation or performance due to the event.

1.1.2 CHARGED DEVICE MODEL (CDM) PERFORMANCE

CDM testing verifies the ability to withstand ESD strikes, like those that occur during handling and assembly, with pick-and-place-style machinery and is done without power applied to the IC. To pass the test, the device must have no change in operation or performance due to the event.

2.0 TYPICAL PERFORMANCE CURVES

Note: Unless otherwise indicated, $V_{DD} = V_S = 5V$, $T_A = +27^{\circ}C$.

Note: The graphs and tables provided following this note are a statistical summary based on a limited number of samples and are provided for informational purposes only. The performance characteristics listed herein are not tested or guaranteed. In some graphs or tables, the data presented may be outside the specified operating range (e.g., outside specified power supply range) and therefore outside the warranted range.




FIGURE 2-1: Short Applied After Power-Up.




FIGURE 2-2:

Power-Up Into a Short.





FIGURE 2-3:






FIGURE 2-4: Power Switch On Resistance vs. Temperature.




FIGURE 2-5: Power Switch On/Off Time vs. Temperature.





FIGURE 2-6: V_S Overvoltage Threshold vs. Temperature.

Note: Unless otherwise indicated, $V_{DD} = V_S = 5V$, $T_A = +27^{\circ}C$.



V_S Undervoltage Threshold FIGURE 2-7: vs. Temperature.





FIGURE 2-8: Trip Current Limit Operation vs. Temperature.



Accuracy.

IBUS Measurement




FIGURE 2-10: Active State Current vs. Temperature (both channels on, PWR EN1 = PWR EN2 = 1).




FIGURE 2-11: Sleep State Current vs. Temperature.




FIGURE 2-12: Distribution.

ILIM1 Trip Current

Note: Unless otherwise indicated, VDD = VS = 5V, TA = $+27^{\circ}$ C.




FIGURE 2-13: ILIM2 Trip Current Distribution.




FIGURE 2-14: ILIM3 Trip Current Distribution.

NOTES:

3.0 PIN DESCRIPTION

Descriptions of the pins are listed in Table 3-1.

TABLE 3-1: PIN FUNCTION TABLE

UCS2113-C 4x4 QFN	Symbol Function		Pin Type	Connection Type if Pin Not Used	
1	PWR_EN1	Port power switch enable #1	DI	Connect to ground or V _{DD} (depending on the polarity decoded via COMM_ILIM pin)	
2	GND	Ground	Power	N/A	
3	BOOST#	Logic output for DC-DC converter voltage increase (requires pull-up resistor)	OD	Connect to ground	
4, 5	V _{BUS1}	Port power switch #1 output (requires both pins tied together)	High Power, AIO	Leave open	
6, 7	V _S	Voltage input to port power switch V_{BUS1} (requires both pins tied together)	High Power, AIO	Connect to ground	
8	V _{DD}	Common supply voltage	Power	N/A	
9, 10	V _S	Voltage input to port power switch V_{BUS2} (requires both pins tied together)	High Power, AIO	Connect to ground	
11, 12	V _{BUS2}	Port power switch #2 output (requires both pins tied together)	High Power, AIO	Leave open	
13	COMM_ILIM	Enables SMBus or Stand-Alone mode at power-up. Hardware strap for maximum current limit.	AIO	N/A	
14	GND	Ground	Power	N/A	
15	PWR_EN2	Port power switch enable #2	DI	Connect to ground or V _{DD} (depending on the polarity decoded via COMM_ILIM pin)	
16	ALERT#2	Output fault ALERT for V _{BUS2} (requires pull-up resistor)	OD	Connect to ground	
17	SMCLK	SMCLK - SMBus clock input (requires pull-up resistor)	DI	Connect to V _{PULLUP} (or to ground in Stand-Alone mode)	
18	SMDATA	SMDATA - SMBus data input/output (requires pull-up resistor)	DIOD	Connect to V _{PULLUP} (or to ground in Stand-Alone mode)	
19	GND	Ground	Power	N/A	
20	ALERT#1	Output fault ALERT for V _{BUS1} (requires pull-up resistor)	OD	Connect to ground	
21	EP	Exposed thermal pad. Must be connected to electrical ground.	EP	N/A	

TABLE 3-2:PIN TYPES

Pin Type	Description
Power	This pin is used to supply power or ground to the device
Hi-Power	This pin is a high-current pin
AIO	Analog Input/Output - this pin is used as an I/O for analog signals
DI	Digital Input - this pin is used as a digital input
DIOD	Open-Drain Digital Input/Output - this pin is bidirectional. It is open-drain and requires a pull-up resistor.
OD	Open-Drain Digital Output - used as a digital output. It is open-drain and requires a pull-up resistor.
EP	Exposed thermal pad

4.0 TERMS AND ABBREVIATIONS

Note: The PWR_EN1 and PWR_EN2 pins each have configuration bits ("<pin name>_S" in General Configuration 1 register (Address 11h) and General Configuration 2 register (Address 12h)) that may be used to perform the same function as the external pin state. These bits are accessed via the SMBus/I²C and are OR'd with the respective pin. This OR'd combination of pin state and register bit is referenced as the <pin name> control.


Term/Abbreviation	Description					
I _{LIM} The I _{BUS} current threshold used in current limiting, when I _{LIM} is reached, the p switch is opened.						
OCL	Overcurrent limit					
POR	Power-on Reset					
Portable Device	USB device attached to the USB port					
Stand-Alone Mode	Indicates that the communications protocol is not active and all communications between the UCS2113-C and a controller are done via the external pins only (PWR_EN1 and PWR_EN2 as inputs, and ALERT1# and ALERT2# as outputs).					

TABLE 4-1: TERMS AND ABBREVIATIONS

NOTES:

5.0 GENERAL DESCRIPTION

The UCS2113-C is a dual-port power switch. Two USB power ports are supported with current limits up to 5.2A each. Selectable and programmable current limiting configurations are also available to the application. A typical block diagram is shown in Figure 5-1.





Typical USB Application.

5.1 UCS2113-C Power States

Power states are indicators of the device's current consumption in the system and the functionality of the digital logic. Table 5-1 details the UCS2113-C power states.

TABLE 5-1: POWER STATES DESCRIPTION

State	Description				
Off	This power state is entered when the voltage at the V_{DD} pin voltage is $< V_{DD_TH}$. In this state, the device is considered "off". The UCS2113-C will not retain its digital states and register contents nor respond to SMBus/I ² C communications. The port power switch will be off. See Section 5.1.1 "Off State Operation".				
Sleep	This is the lowest power state available. While in this state, the UCS2113-C will retain digital functionality and wake to respond to SMBus/I ² C communications. See Section 5.1.2 " Sleep State Operation ".				
Error	This power state is entered when a fault condition exists. Error power state is one or both channels in Fault Handling. This state is updated as Priority One. The Interrupt Status Registers for each channel will update the fault detected per channel. Only the channel that has detected a Fault will be affected since the other channel can remain active if no fault is detected. See Section 5.1.4 "Error State Operation".				
Active	Active power State is one, or both channels active and sourcing current to the V _{BUS} Port. This state is updated as Priority Two. None of the channels have detected Fault. This power state provides full functionality. While in this state, operations include activation of the port power switch, current limiting, and charge rationing. See Section 5.1.3 "Active State Operation".				

Table 5-2 shows the settings for the various power states, except Off and Error. If $V_{DD} < V_{DD_{TH}}$, the UCS2113-C is in the Off state.

TABLE 5-2:POWER STATES CONTROL SETTINGS

Power State	PWR_EN1	PWR_EN2	Behavior		
Sleep	disabled	disabled	All switches disabled		
			 V_{BUS} will be near ground potential 		
			 The UCS2113-C wakes to respond to SMBus 		
			communications		
Active	enabled	disabled	 Port power switch is on for V_{BUS1} 		
			 V_{BUS2} pins are near ground potential 		
	disabled enabled • Port power switch is or		 Port power switch is on for V_{BUS2} 		
			 V_{BUS1} pins are near ground potential 		
	enabled	enabled	 Port power switch is on for V_{BUS1} and V_{BUS2} 		

5.1.1 OFF STATE OPERATION

The device will be in the Off state if V_{DD} is less than V_{DD_TH} . When the UCS2113-C is in the Off state, it will do nothing and all circuitry will be disabled. Digital register values are not stored and the device will not respond to SMBus commands.

5.1.2 SLEEP STATE OPERATION

The PWR_EN1 and PWR_EN2 pins may be used to cause the UCS2113-C to enter/exit Sleep. These pins are AND'ed for Sleep mode.

When the UCS2113-C is in the Sleep state, the device will be in its lowest power state. The port power switch will be disabled. V_{BUS1} and V_{BUS2} will be near ground potential. The ALERT#1 and ALERT#2 pins will not be

asserted. If asserted prior to entering the Sleep state, the ALERT# pin will be released. SMBus activity is limited to single byte read or write.

The first data byte read from the UCS2113-C when it is in the Sleep state will wake it; however, the data to be read will return all 0's and should be considered invalid. This is a "dummy" read byte meant to wake the UCS2113-C. Subsequent read or write bytes will be accepted normally. After the dummy read, the UCS2113-C will be in a higher power state (see Figure 5-2). After communication has not occurred for $t_{IDLE SLEEP}$, the UCS2113-C will return to Sleep.




FIGURE 5-2: Wake from Sleep using SMBus Read.

5.1.3 ACTIVE STATE OPERATION

Every time the UCS2113-C enters the Active state, the port power switches are closed. The UCS2113-C cannot be in the Active state (and therefore, the port power switch cannot be turned on) if any of the following conditions exist:

- $V_{S} < V_{S_{UVLO}}$
- PWR_EN1 and PWR_EN2 are disabled.

5.1.4 ERROR STATE OPERATION

The UCS2113-C will enter the Error state from the Active state when any of the following events are detected:

- The maximum allowable internal die temperature (T_{TSD HIGH}) has been exceeded.
- The T_{TSD_LOW} die temperature has been exceeded and any of the following conditions is met:
 - a power switch operates in constant current mode
 - PWR_EN1 and/or PWR_EN2 controls transition from inactive to active.
 - it is a power up situation and PWR_EN1 and/or PWR_EN2 pins are active.
- An overcurrent condition has been detected.
- An undervoltage condition on either V_{BUS} pin has been detected (see Section 5.3.4 "Undervoltage Lockout on VS").
- A back-voltage condition has been detected (see Section 5.3.2 "Back-voltage Detection").
- · A discharge error has been detected.
- An overvoltage condition on the $V_{\rm S}$ pin.

When the UCS2113-C enters the Error state, the port power switch will be disabled while the ALERT# pin is asserted. It will remain off while in this power state. The UCS2113-C will leave this state as determined by the fault handling selection.

With the Auto-recovery fault handler, after the $t_{\mbox{CYCLE}}$ time period, the UCS2113-C will check that all of the error conditions have been removed.

If all of the error conditions have been removed, the UCS2113-C will return to the Active state.

If both PWR_EN1 and PWR_EN2 controls transition from active to inactive while the UCS2113-C is in the Error state, the device will not enter the Sleep state. After the fault has been removed, the UCS2113-C will automatically enter the Sleep state.

5.2 Communication

The UCS2113-C can operate in SMBus mode (see Section 7.0 "System Management Bus Protocol") or Stand-Alone mode. The resistor connected to the COMM_ILIM pin determines the operating mode and the hardware-set I_{LIM} setting, as shown in Table 5-3. Unless connected to V_{DD} , the resistors in Table 5-3

are external pull-down resistors. Using other resistor values than those specified in Table 5-3 is not recommended. If lower current limits are required, please consider UCS2113-1/2.

The SMBus address is specified in Section 7.2 "SMBus Address and RD/WR Bit".

COMM_ILIM Pull Down Resistor (±1%)	PWR_EN1 and PWR_EN2 Polarity	I _{LIM} (A)	Total I _{LIM} (A) (Note 1)	Communication Mode
22 kΩ	Active-High	3.5	3.5 + 3.5	SMBUS
27 kΩ	Active-High	4.3	4.3 + 4.3	SMBUS
33 kΩ	Active-High	5.2	5.2 + 5.2	SMBUS
120 kΩ	Active-Low	3.5	3.5 + 3.5	Stand-Alone
150 kΩ	Active-Low	4.3	4.3 + 4.3	Stand-Alone
V _{DD}	Active-Low	5.2	5.2 + 5.2	Stand-Alone

TABLE 5-3:COMMUNICATION DECODE

Note 1: The total maximum current depends on power dissipation characteristics of the design (see Table 1-1).

5.3 Supply Voltages

5.3.1 V_{DD} SUPPLY VOLTAGE

The UCS2113-C requires 4.5V to 5.5V to be present on the V_{DD} pin for core device functionality. Core device functionality consists of maintaining register states and wake-up upon SMBus/I²C query.

5.3.2 BACK-VOLTAGE DETECTION

The back-voltage detector is functional in all power states (Sleep and Active).

When in Sleep, the UCS2113-C will enter the Error state from Sleep if a back-voltage condition was detected.

Whenever the following condition is true for either port, the port power switch will be disabled and a back-voltage event will be flagged. This will cause the UCS2113-C to enter the Error power state (see Section 5.1.4 "Error State Operation").

Note: The V_{BUS} voltage exceeds the V_S and/or the V_{DD} pin voltage by V_{BV_TH} and the port power switch is closed. The port power switch will be opened immediately. If the condition lasts for longer than t_{MASK} , then the UCS2113-C will enter the Error state. Otherwise, the port power switch will be turned on as soon as the condition is removed.

5.3.3 BACK-DRIVE CURRENT PROTECTION

If a portable device is attached that is self-powered, it may drive the V_{BUS} port to its power supply voltage level; however, the UCS2113-C is designed such that leakage current from the V_{BUS} pins to the V_{DD} and/or the V_S pin shall not exceed I_{LKG_1} (if the V_{DD} and/or V_S voltage is zero) or I_{LKG_2} (if the V_{DD} and/or V_S voltage exceeds V_{DD_TH} and the power switch is open).

5.3.4 UNDERVOLTAGE LOCKOUT ON V_S

The UCS2113-C requires a minimum voltage (V_{S_U}-_{VLO}) be present on the V_S pin for Active power state.

5.3.5 OVERVOLTAGE DETECTION AND LOCKOUT ON VS

Both power switches will be disabled if the voltage on any V_S pin exceeds a voltage (V_{S_OV}) for longer than the specified time (t_{MASK}). This will cause the device to enter the Error state and both ALERT#1 and ALERT#2 pins will be asserted.

5.3.6 PWR_EN1 AND PWR_EN2 INPUT

The PWR_EN control affects the power state and enables the port power switch to be turned on if conditions are met (see Table 5-2). The port power switch cannot be closed if PWR_EN is disabled. However, if PWR_EN is enabled, the port power switch is not necessarily closed (see **Section 5.1.3 "Active State Operation"**). In SMBus mode, the PWR_EN1 and PWR_EN2 pins states will be ignored by the UCS2113-C if the PIN_IGN configuration bit is set; otherwise, the PWR_EN1S and PWR_EN2S configuration bits are checked along with the pins.

5.4 Discrete Output Pins

5.4.1 ALERT#1 AND ALERT#2 OUTPUT PINS


The UCS2113-C has two independent ALERT# out pins. ALERT#1 is tied to the status of the V_{BUS1} pin. ALERT#2 is tied to the status of the V_{BUS2} pin.

The ALERT# pin is an active-low open-drain interrupt to the host controller. The ALERT# pin is asserted when an error occurs. Also, when charge rationing is enabled, the ALERT# pin is asserted by default when the current rationing threshold is reached (as determined by RATION_BEH<1:0>). The ALERT# pin is released when all error conditions that may assert the ALERT# pin (such as an error condition and charge rationing) have been removed or reset as necessary. The UCS2113-C is compatible with the Microchip hub devices supporting single pin power control feature. These hub devices have a single connection to the PWR_EN and ALERT# pins of the UCS2113-C, which are tied together in the application.

5.4.2 BOOST# OUTPUT PIN

The UCS2113-C provides a BOOST# output pin to compensate for voltage drops during high loads. The BOOST# pin is an active-low, open-drain output that would be connected to a resistor in the DC-DC converter's feedback error voltage loop (see Figure 5-3).

The BOOST# pin is asserted when V_{BUS} Current > I_{BOOST} . I_{BOOST} typical value is 1.9A. The BOOST# is OR'ed for both V_{BUS1} and V_{BUS2} ports. When the BOOST# pin is asserted, it will remain in this state for at least t_{BOOST} MAT (minimum assertion time).





5.5 Discrete Input Pins

5.5.1 COMM_ILIM INPUT

The COMM_ILIM input determines the communications mode, as shown in Table 6-1. This is also the hardware strap for MAX Current Limit.

5.5.2 SMCLK

When operated in Stand-Alone mode, this pin should be tied to ground. When the UCS2113-C is configured for SMBus communications, the SMCLK is the clock input.

5.5.3 SMDATA

When used in Stand-Alone, this pin should be tied to ground.

When the UCS2113-C is configured for SMBus communications, the SMDATA is the data input/output.

NOTES:

6.0 USB PORT POWER SWITCH

The current limit (I_{LIM}) is pin selectable (and may be updated via the register set). The switch also includes soft start circuitry and a separate short circuit current limit.

The port power switch is on in the Active state (except when V_{BUS} is discharging).

6.1 Current Limiting

6.1.1 CURRENT LIMIT SETTING

The UCS2113-C hardware set current limit, I_{LIM} , can be one of three values. This resistor value is read once upon UCS2113-C power-up. The current limit can be changed via the SMBus/ I^2 C after power-up; however, the programmed current limit cannot exceed the hardware set current limit. Unless connected to V_{DD}, the resistors in Table 6-1 are pull-down resistors. Using other resistor values than those specified in Table 6-1 is not recommended. If lower current limits are required, please consider UCS2113-1/2.

At power-up, the communication mode (Stand-Alone or SMBus/ I^2 C) and hardware current limit (I_{LIM}) are determined via the pull-down resistor (or pull-up resistor if connected to V_{DD}) on the COMM_ILIM pin, as shown in Table 6-1.

6.1.2 SHORT CIRCUIT OUTPUT CURRENT LIMITING

Short circuit current limiting occurs when the output current is above the selectable current limit (I_{LIMx}). This event will be detected and the current will immediately be limited (within t_{SHORT_LIM} time). If the condition remains, the port power switch will flag an Error condition and enter the Error state.

6.1.3 SOFT START

When the PWR_EN control changes states to enable the port power switch, the UCS2113-C invokes a soft start routine for the duration of the V_{BUS} rise time (t_{R_BUS}). This soft start routine will limit current flow from V_S into V_{BUS} while it is active. This circuitry will prevent current spikes due to a step in the portable device current draw.

In the case when a portable device is attached while the PWR_EN pin is already enabled, if the bus current exceeds I_{LIM} , the UCS2113-C current limiter will respond within a specified time (t_{SHORT_LIM}) and will operate normally at this point. The C_{BUS} capacitor will deliver the extra current, if any, as required by the load change.

TABLE 6-1: I_{LIM} DECODE

COMM_ILIM Pulldown Resistor (±1%)	PWR_EN1 and PWR_EN2 Polarity	I _{LIM} (A)	Total I _{LIM} (A) (Note 1)
22 kΩ	Active-High	3.5	3.5+3.5
27 kΩ	Active-High	4.3	4.3+4.3
33 kΩ	Active-High	5.2	5.2+5.2
120 kΩ	Active-Low	3.5	3.5+3.5
150 kΩ	Active-Low	4.3	4.3+4.3
V _{DD}	Active-Low	5.2	5.2+5.2

Note 1: The total maximum current depends on power dissipation characteristics of the design (see Table 1-1).

6.1.4 CURRENT LIMITING

The UCS2113-C USB port power switch functions as a low-resistance switch and rapidly turns off if the current limit is exceeded. While operating using Trip current limiting, the V_{BUS} output voltage will be held relatively constant (equal to the V_S voltage minus the $R_{ON} \times I_{BUS}$ current) for all current values up to the I_{LIM} .

If the current drawn by a portable device exceeds $\mathsf{I}_{\mathsf{LIM}},$ the following occurs:

- 1. The port power switch will be turned off (Trip action).
- 2. The UCS2113-C will enter the Error state and assert the ALERT# pin.
- 3. The fault handling circuitry will then determine subsequent actions.

6.2 Thermal Protection

The UCS2113-C utilizes two-stage internal thermal management. The first is triggered when the die temperature exceeds T_{TSD_LOW} threshold and the second is triggered when the die temperature exceeds T_{TSD_HIGH} threshold.

6.2.0.1 THE FIRST THERMAL SHUTDOWN STAGE (T_{TSD LOW})

The first stage turns off the individual power switch channel when the die temperature exceeds T_{TSD_LOW} threshold and a power switch operates in constant current mode. It also causes the corresponding channel to enter in error state and the corresponding ALERT# pin will be asserted.

When an over-current condition appears, the power switch operates in constant current mode for the duration of t_{MASK} time. Because of the increased voltage drop across the switch, the die temperature increases. If the die temperature exceeds T_{TSD_LOW} threshold before the expiration of the t_{MASK} time, then the power switch will open immediately.

If the T_{TSD_LOW} threshold has been exceeded, but the die temperature has not decreased below the T_{TSD_LOW} recovery threshold, then the power switch cannot be closed when commanded by the PWR_EN1 or PWR_EN2 controls in the following situations:

- PWR_EN1 and/or PWR_EN2 controls transition from inactive to active.
- it is a power up situation and PWR_EN1 and/or PWR EN2 pins are active.

In these situations, the corresponding channel will enter in error state and the corresponding ALERT# pin will be asserted.

The first thermal shutdown stage allows the two ports to work independently, by preventing the die temperature to increase during over-current conditions and to exceed the maximum allowable temperature $(T_{TSD \ HIGH})$.

The error state will persist and the power switches can not be closed until the temperature is below T_{TSD} LOW - T_{TSD} LOW HYST.

6.2.0.2 THE SECOND THERMAL SHUTDOWN STAGE (T_{TSD HIGH})

The second thermal protection stage turns off both power switches when the die temperature exceeds T_{TSD_HIGH} threshold, regardless of whether the power switch channels are in current limit. It also causes both channels to enter in error state and both ALERT#1 and ALERT#2 pins to be asserted.

The error state will persist and the power switches cannot be closed until the temperature is below TTSD HIGH - TTSD HIGH HYST.

6.3 V_{BUS} Discharge

The UCS2113-C will discharge V_{BUS} through an internal 100 Ω resistor when at least one of the following conditions occur:

- The PWR_EN control is disabled (triggered on the inactive edge of the PWR_EN control).
- The V_S voltage drops below a specified threshold (V_{S_UVLO}) that causes the port power switch to be disabled.
- When commanded into the Sleep power state.
- Upon recovery from the Error state.
- When commanded via the SMBus in the Active state.

The UCS2113-C will confirm that V_{BUS} was discharged at the end of the $t_{DISCHARGE}$ time. If the V_{BUS} voltage is not below the V_{TEST} level, a discharge error will be flagged (by setting the DISCH_ERR(1/2) status bit) and the UCS2113-C will enter the Error state.

6.4 Charge Rationing Interactions

When charge rationing is active, regardless of the specified behavior, the UCS2113-C will function normally until the charge rationing threshold is reached. Note that charge rationing is only active when the UCS2113-C is in the Active state. Changing the charge rationing behavior will have no effect on the charge rationing data registers. If the behavior is changed prior to reaching the charge rationing

threshold, this change will occur and be transparent to the user. When the charge rationing threshold is reached, the UCS2113-C will take action as shown in Table 6-2. If the behavior is changed after the charge rationing threshold has been reached, the UCS2113-C will immediately adopt the newly programmed behavior, clearing the ALERT# pin and restoring switch operation respectively (see Table 6-4).

TABLE 6-2:	CHARGE RATIONING BEHAVIOR
TADLL 0-2.	

RATION_BEH (1 or 2) <1:0>		Behavior	Actions Taken	Notes		
1	1 0					
0	0 0 Report		ALERT# pin asserted.			
0	1	Report and Disconnect (default)	 ALERT# pin asserted Port power switch disconnected 	All bus monitoring is still active. Toggling the PWR_EN control will cause the device to change power states as defined by the registers; however, the port power switch will remain off until the rationing circuitry is reset.		
1	0	Disconnect and Go to Sleep	 Port power switch disconnected Device will enter the Sleep state 	All V_{BUS} and V_S monitoring will be stopped. Toggling the PWR_EN control will have no effect on the power state until the rationing circuitry is reset.		
1 1		Ignore	Take no further action			

TABLE 6-3: CHARGE RATIONING RESET BEHAVIOR

Behavior	Reset Actions
Report	1. Reset the Total Accumulated Charge registers
	2. Clear the RATION status bit
	3. Release the ALERT# pin
Report and Disconnect	1. Reset the Total Accumulated Charge registers
	2. Clear the RATION status bit
	3. Release the ALERT# pin
	 Check the PWR_EN controls and enter the indicated power state if the controls changed
Disconnect and	1. Reset the Total Accumulated Charge registers
Go to Sleep	2. Clear the RATION status bit
	 Check the PWR_EN controls and enter the indicated power state if the controls changed
Ignore	1. Reset the Total Accumulated Charge registers
	2. Clear the RATION status bit

Previous Behavior	New Behavior	Actions Taken			
Ignore	Report	Assert ALERT# pin			
	Report and Disconnect	 Assert ALERT# pin Open port power switch. See the Report and Disconnect (default) in Table 6-2 			
	Disconnect and Go to Sleep	 Open port power switch Enter the Sleep state. See the Disconnect and Go to Sleep in Table 6-2 			
Report	Ignore	Release ALERT# pin.			
	Report and Disconnect	Open port power switch. See the Report and Disconnect (default) in Table 6-2.			
	Disconnect and Go to Sleep	 Release the ALERT# pin Open the port power switch Enter the Sleep state. See the Disconnect and Go to Sleep in Table 6-2. 			
Report and Disconnect	Ignore	 Release the ALERT# pin Check the PWR_EN controls and enter the indicated power state if the controls changed 			
	Report	Check the PWR_EN controls and enter the indicated power state if the controls changed			
	Disconnect and Go to Sleep	 Release the ALERT# pin Enter the Sleep state. See the Disconnect and Go to Sleep in Table 6-2. 			
Disconnect and Go to	Ignore	Check the PWR_EN controls and enter the indicated power state if the controls changed			
Sleep	Report	 Assert the ALERT# pin Check the PWR_EN controls and enter the indicated power state if the controls changed 			
	Report and Disconnect	 Assert the ALERT# pin Check the PWR_EN controls to determine the power state, then enter that state, except that the port power switch will not be closed 			

TABLE 6-4: EFFECTS OF CHANGING RATIONING BEHAVIOR AFTER THRESHOLD REACHED

If the RATION_EN control is set to '0' prior to reaching the charge rationing threshold, rationing will be disabled and the Total Accumulated Charge registers will be cleared. If the RATION_EN control is set to '0' after the charge rationing threshold has been reached, the following additional steps occur:

- 1. RATION status bit will be cleared.
- 2. The ALERT# pin will be released if asserted by the rationing circuitry and no other conditions are present.
- 3. The PWR_EN controls are checked to determine the power state.

Setting the RATION_RST control to '1' will automatically reset the Total Accumulated Charge registers to 00_00h. If this is done prior to reaching the charge rationing threshold, the data will continue to be accumulated restarting from 00_00h. If this is done after the charge rationing threshold is reached, the UCS2113-C will take action as shown in Table 6-3.

6.5 Fault Handling Mechanism

The UCS2113-C has two modes for handling faults:

- Latch (latch-upon-fault)
- Auto-recovery (automatically attempt to restore the Active power state after a fault occurs).

If the SMBus is actively utilized, Auto-Recovery Fault Handling is the default error handler as determined by the LATCH_SET bit. Faults include overcurrent, overvoltage (on V_S), back-voltage (V_{BUS} to V_S or V_{BUS} to V_{DD}), discharge error, and maximum allowable internal die temperature (T_{TSD_HIGH}) exceeded. Fault conditions also include the situations when T_{TSD_LOW} die temperature has been exceeded and any of the following conditions are met:


- · a power switch operates in constant current mode
- PWR_EN1 and/or PWR_EN2 controls transition from inactive to active.
- it is a power up situation and PWR_EN1 and/or PWR_EN2 pins are active.

Faults do not include:

- · keep-out violations except VBUS_MIN.
- T_{TSD_LOW} die temperature has been exceeded and any of the following conditions are met:
 - the power switch is closed at the time when T_{TSD_LOW} is reached and it is not in constant current mode.
 - the power switch remains open (PWR_EN1 and/or PWR_EN2 controls are not active).

6.5.1 AUTO-RECOVERY FAULT HANDLING

When the LATCH_SET bit is low, Auto-Recovery Fault Handling is used. When an error condition is detected, the UCS2113-C will immediately enter the Error state and assert the ALERT# pin. Independently from the host controller, the UCS2113-C will wait a preset time (t_{CYCLE}), check error conditions (t_{TST}), and restore Active operation if the error condition(s) no longer exist. If all other conditions that may cause the ALERT# pin to be asserted have been removed, the ALERT# pin will be released. Short-Circuit Auto-Recovery example in Figure 6-1.





6.5.2 LATCHED FAULT HANDLING

When the LATCH_SET bit is high, latch fault handling is used. When an error condition is detected, the UCS2113-C will enter the Error power state and assert the ALERT# (1 or 2) pin. Upon command from the host controller (by toggling the PWR_EN (1, or 2) pin control from enabled to disabled or by clearing the ERR bit via SMBus), the UCS2113-C will check error conditions once and restore Active operation if error conditions no longer exist. If an error condition still exists, the host controller is required to issue the command again to check error conditions. If the ALERT# pin is asserted and the interrupt status registers (addresses 03h or 04h) are not read, the corresponding ALERT# pin remains asserted until the corresponding PWR_EN pin is toggled.

If the ALERT# pin is asserted and the interrupt status registers are read, the ALERT# pin will deassert, but the UCS will remain in error state until the ERR bit is cleared via SMBus or the PWR_EN pin is toggled.

NOTES:

7.0 SYSTEM MANAGEMENT BUS PROTOCOL

In SMBus mode, the UCS2113-C communicates with a host controller, such as a Microchip PIC[®] microcontroller or hub, through the SMBus. The SMBus is a two-wire serial communication protocol between a computer host and its peripheral devices. A detailed timing diagram is shown in Figure 1-1. Stretching of the SMCLK signal is supported; however, the UCS2113-C will not stretch the clock signal.

7.1 SMBus Start Bit

The SMBus Start bit is defined as a transition of the SMBus Data line from a logic '1' state to a logic '0' state while the SMBus Clock line is in a logic '1' state.

7.2 SMBus Address and RD/WR Bit

The SMBus Address Byte consists of the 7-bit client address followed by the RD/WR indicator bit. If this RD/WR bit is a logic '0', the SMBus Host is writing data to the client device. If this RD/WR bit is a logic '1', the SMBus Host is reading data from the client device.

The UCS2113-C with the order code UCS2113-C-1C-V/G4 has the SMBus address $57h - 1010_{111}(r/w)$. The UCS2113-C with the order code UCS2113-2C-V/G4 has the SMBus address $56h - 1010_{110}(r/w)$.

Customers should contact their distributor, representatives or field application engineer (FAE) for additional SMBus addresses. Local sales offices are also available to help customers. A list of sales offices and locations is included in the back of this document.

7.3 SMBus Data Bytes

All SMBus Data bytes are sent most significant bit first and composed of 8 bits of information.

7.4 SMBus ACK and NACK Bits

The SMBus client will acknowledge all data bytes that it receives. This is done by the client device pulling the SMBus Data line low after the 8th bit of each byte that is transmitted. This applies to both the Write Byte and Block Write protocols.

The Host will NACK (not acknowledge) the last data byte to be received from the client by holding the SMBus data line high after the 8th data bit has been sent. For the Block Read protocol, the Host will ACK (acknowledge) each data byte that it receives except the last data byte.

7.5 SMBus Stop Bit

The SMBus Stop bit is defined as a transition of the SMBus Data line from a logic '0' state to a logic '1' state while the SMBus clock line is in a logic '1' state. When the UCS2113-C detects an SMBus Stop bit and

it has been communicating with the SMBus protocol, it will reset its client interface and prepare to receive further communications.

7.6 SMBus Time-out

The UCS2113-C includes an SMBus time-out feature. If the clock is held at logic '0' for $t_{TIMEOUT}$, the device can time out and reset the SMBus interface. The SMBus interface can also reset if both the clock and data lines are held at a logic '1' for t_{IDLE_RESET} . Communication is restored with a start condition.

The time-out function defaults to disabled. It can be enabled by clearing the DIS_TO bit in the General Configuration 3 register (see Register 8-9).

7.7 SMBus and I²C Compliance

The major difference between SMBus and I^2C devices is highlighted here. For complete compliance information, refer to the SMBus 2.0 specification and Application Note 14.0.

- UCS2113-C supports I²C fast mode at 400 kHz. This covers the SMBus maximum time of 100 kHz.
- The minimum frequency for SMBus communications is 10 kHz.
- The client protocol will reset if the clock is held low longer than 30 ms. This time out functionality is disabled by default in the UCS2113-C and can be enabled by clearing the DIS_TO bit. I²C does not have a time out.
- Except when operating in Sleep, the client protocol will reset if both the clock and the data line are logic '1' for longer than 200 µs (idle condition). This function is disabled by default in the UCS2113-C and can be enabled by clearing the DIS_TO bit. I²C does not have an idle condition.
- I²C devices do not support the Alert Response Address functionality (which is optional for SMBus).
- I²C devices support block read and write differently. I²C protocol allows for unlimited number of bytes to be sent in either direction. The SMBus protocol requires that an additional data byte indicating number of bytes to read/write is transmitted. The UCS2113-C supports I²C formatting only.

7.8 SMBus Protocols

The UCS2113-C is SMBus 2.0-compatible and supports Send Byte, Read Byte, Block Read, Receive Byte as valid protocols as shown below. The UCS2113-C also supports the I²C block read and block write protocols. The device supports Write Byte, Read Byte, and Block Read/Block Write. All of the below protocols use the convention in Table 7-1.

TABLE 7-1:SMBUS PROTOCOL

Data Sent to Device	Data Sent to the Host			
Data sent	Data sent			

TABLE 7-2: WRITE BYTE PROTOCOL

START	Slave Address	WR	ACK	Reg. Addr.	АСК	Register Data	АСК	STOP
$1 \rightarrow 0$	ΥΥΥΥ_ΥΥΥ	0	0	XXh	0	XXh	0	0 → 1

7.10 SMBus Read Byte

The Read Byte protocol is used to read one byte of data from the registers as shown in Table 7-3.

TABLE 7-3: READ BYTE PROTOCOL

START	Slave Address	WR	ACK	Register Address	ACK	
1→0	YYYY_YYY	0	0	XXh	0	
START	Slave Address	RD	ACK	Register Data	NACK	STOP
1 →0	YYYY_YYY	1	0	XXh	XXh 1	

7.11 Block Write

The Block Write is used to write multiple data bytes to a group of contiguous registers, as shown in Table 7-4. It is an extension of the Write Byte Protocol.

Note:	The Block Write and Block Read protocols require that the address pointer be auto- matically incremented. For a write com-
	mand, the address pointer will be automatically incremented when the ACK is sent to the host. There are no over or under bound limit checking and the address pointer will wrap around from FFh to 00h if necessary

TABLE 7-4: BLOCK WRITE PROTOCOL

START	TART Slave Address	WR	АСК	Register	ACK	Repeat N Times		STOP
START				Address		Register Data	ACK	3106
$1 \rightarrow 0$	ΥΥΥΥ_ΥΥΥ	0	0	XXh	0	XXh	0	$0 \rightarrow 1$

7.12 Block Read

The Block Read is used to read multiple data bytes from a group of contiguous registers, as shown in Table 7-5. It is an extension of the Read Byte Protocol.

TABLE 7-5: BLOCK READ PROTOCOL

START	Slave Address	WR	АСК	Register Address	АСК			
1→0	YYYY_YYY	0	0	XXh	0			
START	Slave Address	RD	АСК	Repeat N Times		Register Data	NACK	STOP
JIANI	Slave Address	ND	ACK	Register Data	ACK	Register Data	MACK	STOP
1→0	YYYY_YYY	1	0	XXh	0	XXh	1	$0 \rightarrow 1$

7.9 SMBus Write Byte

The Write Byte is used to write one byte of data to a specific register as shown in Table 7-2.

7.13 SMBus Send Byte

The Send Byte protocol is used to set the internal address register pointer to the correct address location. No data is transferred during the Send Byte protocol as shown in Table 7-6.

Note:	The SMBus Send Byte command is
	expected to be followed by the SMBus
	Receive Byte command. When two
	SMbus Send Byte commands are sent in
	a row, the first command receives an ACK
	and will be processed by the UCS2113-C,
	but the second command receives a
	NACK and will be ignored.

TABLE 7-6: SEND BYTE PROTOCOL

START	Slave Address	WR	ACK	Register Address	ACK	STOP
1→0	YYYY_YYY	0	0	XXh	0	$0 \rightarrow 1$

7.14 SMBus Receive Byte

The Receive Byte protocol is used to read data from a register when the internal register address pointer is known to be at the right location (e.g. set via Send Byte). This is used for consecutive reads of the same register as shown in Table 7-7.

TABLE 7-7: RECEIVE BYTE PROTOCOL

START	Slave Address	RD	ACK	Register Data	NACK	STOP
1→0	YYYY_YYY	1	0	XXh	1	$0 \rightarrow 1$

7.14.1 STAND-ALONE OPERATING MODE

Stand-Alone mode allows the UCS2113-C to operate without active SMBus/l²C communications. Stand-Alone mode can be enabled by connecting a pull-down resistor greater or equal to 120 k Ω on the COMM_ILIM pin as shown in Table 5-3.The SMCLK pin should be tied to ground in this mode.

NOTES:

8.0 **REGISTER DESCRIPTION**

The registers shown in Table 8-1 are accessible through the SMBus or I²C. An entry of '—' indicates that the bit is not used. Writing to these bits will have no effect and reading these bits will return '0'. Writing to a reserved bit may cause unexpected results and reading from a reserved bit will return either '1' or '0' as indicated in the bit description. While in the Sleep state, the UCS2113-C will retain configuration and charge rationing data as indicated in the text. If a register does not indicate that data will be retained in the Sleep power state, this information will be lost when the UCS2113-C enters the Sleep power state.

Register Address	Register Name	R/W	Function	Default Value	Page No.
00h	Port 1 Current Measurement	R	Stores the current measurement for Port 1	00h	34
01h	Port 2 Current Measurement	R	Stores the current measurement for Port 2	00h	34
02h	Port Status	R	Indicates Port and general status	00h	35
03h	Interrupt Status1	See Text	Indicates why ALERT# pin asserted for Port 1	00h	36
04h	Interrupt Status2	See Text	Indicates why ALERT# pin asserted for Port 2	00h	38
0Fh	General Status1	R/R-C	Indicates General Status for Port 1	00h	39
10h	General Status2	R/R-C	Indicates General Status for Port 2	00h	40
11h	General Configuration1	R/W	Controls basic functionality for Port 1	06h	41
12h	General Configuration2	R/W	Controls basic functionality for Port 2	06h	42
13h	General Configuration3	R/W	Controls other functionality	60h	43
14h	Current Limit	R/W	Controls/Displays MAX Current Limit per port	00h	44
15h	Auto-Recovery Configuration	R/W	Controls the Auto-Recovery functionality	2Ah	45
16h	Port 1 Total Accumulated Charge High Byte	R	Stores the total accumulated charge delivered high byte, Port 1	00h	46
17h	Port 1 Total Accumulated Charge Middle High Byte	R	Stores the total accumulated charge delivered middle high byte, Port 1	00h	46
18h	Port 1 Total Accumulated Charge Middle Low Byte	R	Stores the total accumulated charge delivered middle low byte, Port 1	00h	46
19h	Port 1 Total Accumulated Charge Low Byte	R	Stores the total accumulated charge delivered low byte, Port 1	00h	46
1Ah	Port 2 Total Accumulated Charge High Byte	R	Stores the total accumulated charge delivered high byte, Port 2	00h	47
1Bh	Port 2 Total Accumulated Charge Middle High Byte	R	Stores the total accumulated charge delivered middle high byte, Port 2	00h	47
1Ch	Port 2 Total Accumulated Charge Middle Low Byte	R	Stores the total accumulated charge delivered middle low byte, Port 2	00h	47
1Dh	Port 2 Total Accumulated Charge Low Byte	R	Stores the total accumulated charge delivered low byte, Port 2	00h	47
1Eh	Port 1 Charge Rationing Threshold High Byte	R/W	Sets the maximum allowed charge that will be delivered to Port 1	FFh	48
1Fh	Port 1 Charge Rationing Threshold Low Byte	R/W	Sets the maximum allowed charge that will be delivered to Port 1	FFh	48
20h	Port 2 Charge Rationing Threshold High Byte	R/W	Sets the maximum allowed charge that will be delivered to Port 2	FFh	48

TABLE 8-1:REGISTER SET IN HEXADECIMAL ORDER

Register Address	Register Name	R/W	Function	Default Value	Page No.
21h	Port 2 Charge Rationing Threshold Low Byte	R/W	Sets the maximum allowed charge that will be delivered to Port 2	FFh	48
22h	Ration Configuration	R/W	Controls Charge Ration Functionality	11h	49
FDh	Product ID	R	Stores a fixed value that identifies each product	E4h	50
FEh	Manufacturer ID	R	Stores a fixed value that identifies Microchip	5Dh	50
FFh	Revision	R	Stores a fixed value that represents the revision number	81h	50

TABLE 8-1: REGISTER SET IN HEXADECIMAL ORDER (CONTINUED)

8.1 Current Measurement Register

The Current Measurement register stores the measured current value delivered to the portable device (I_{BUS}). This value is updated continuously while the device is in the Active power state.

REGISTER 8-1: PORTS 1 AND 2 CURRENT MEASUREMENT REGISTERS (ADDRESSES 00H, 01H)

CM(x)<7:0>											
bit 7 bit 0											

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 **CM(x)<7:0>:** Port X Current Measurement, where x=1 or 2 (address 00h for Port 1 and address 01h for Port 2).

Note 1: The bit weights are in mA,1 LSB = 13.3 mA (maximum value is 255 LSB corresponding to 3.4A).

2: This data will be cleared when the device enters the Sleep state. This data will also be cleared whenever the port power switch is turned off (or any time that V_{BUS} is discharged).

8.2 Status Registers

The Status registers store bits that indicate the state of the ALERT# pins and if the ports operate in Constant Current Mode.

REGISTER 8-2: PORT STATUS REGISTER (ADDRESS 02H)

R-0	R-0	U-0	U-0	U-0	U-0	R-x	R-x
ALERT2_PIN	ALERT1_PIN		—	—	—	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7 **ALERT2_PIN:** Reflects the status of the ALERT#2 pin. This bit is set and cleared as the ALERT#2 pin changes states.

1 = ALERT#2 Pin asserted (logic low)

- 0 = ALERT#2 Pin not asserted
- bit 6 **ALERT1_PIN:** Reflects the status of the ALERT#1 pin. This bit is set and cleared as the ALERT#1 pin changes states.
 - 1 = ALERT#1 Pin asserted (logic low)

0 = ALERT#1 Pin not asserted

bit 5-0 Unimplemented

R/W-0	R/C-0	R/C-0	U-x	R/C-0	R/C-0	R/C-0	R/C-0			
ERR1	DISCH_ERR1	RESET		TSD_HIGH	OV_VOLT	BACK_V1	OV_LIM1			
bit 7							bit 0			
• • • • • •										
Legend: R = Readab	le hit	W = Writable	hit	II = I Inimplem	ented hit	C = Clear on	Read			
-n = Value at POR		1° = Bit is set		U = Unimplemented bit '0' = Bit is cleared		x = Bit is unknown				
		1 Bit io oot								
bit 7	the Error state. Active state. W removed, the U	Writing this bit hen written to ' CS2113-C retu state is entered	to '0' will clear 0', all error cor urns to the Activ	vas detected on the Error state a nditions are cher ve state. This bi it is set in the Int	and allows the cked. If all erro t is set automa	device to be re r conditions ha atically by the L	eturned to the ave been JCS2113-C			
	This bit is cleared automatically by the UCS2113-C if the Auto-recovery fault handling functionality is active and no error conditions are detected. Likewise, this bit is cleared when the PWR_EN1 control is disabled (Note 1).									
	 1 = Port 1 in Error State 0 = Port 1 in Active State (no errors detected) 									
bit 6	DISCH_ERR1: Discharge Error Port 1 - Indicates the device was unable to discharge Port1. This bit will be cleared when read if the error condition has been removed or if the ERR bit is cleared. This bit will cause the ALERT#1 pin to be asserted and the device to enter the Error state.									
	 1 = UCS2113-C was unable to Discharge V_{BUS1} 0 = No V_{BUS1} discharge error 									
bit 5	RESET: Indicates that the UCS2113-C has just been reset and should be reprogrammed. This bit will be set at power-up. This bit is cleared when read or when the PWR_EN control is toggled. The ALERT# pins are not asserted when this bit is set. This data is retained in the Sleep state.									
	1 = UCS2113- 0 = Reset did r	•	n reset							
bit 4	Unimplemente	Unimplemented								
bit 3	has entered the or if the ERR1 t device to enter	e Error state. T bit is cleared. T the Error state	his bit will be cl his bit will caus	erature has exce leared when rease the ALERT#1	id if the error c	ondition has be	een removed			
	1 = Internal die 0 = Internal die	e temperature l e temperature l	nas exceeded ⁻ nas not exceed	Г _{TSD_НIGH} ed T _{TSD_НIGH}						
bit 2	OV_VOLT: V_S Overvoltage indicates that the V_S voltage has exceeded the V_{S_OV} threshold, and the device has entered the Error state. This bit will be cleared when read if the error condition has been removed or if the ERR1 bit is cleared. This bit will cause the ALERT#1 and ALERT#2 pins to be asserted and the device to enter the Error state.									
	$1 = V_{S} > V_{S_{O}}$ $0 = V_{S} < V_{S_{O}}$									
bit 1	BACK_V1: Back-Bias Voltage Port 1 - Indicates that the V_{BUS1} voltage has exceeded the V_S or V_{DD} voltages by more than 150 mV. This bit will be cleared when read if the error condition has been removed or if the ERR1 bit is cleared. This bit will cause the ALERT#1 pin to be asserted and the device to enter the Error state.									
	1 = $V_{BUS1} > V_S$, or $V_{BUS1} > V_{DD}$ by more than 150 mV. 0 = V_{BUS1} voltage has not exceeded the V_S and V_{DD} voltages by more than 150 mV.									

REGISTER 8-3: INTERRUPT STATUS 1 REGISTER (ADDRESS 03H)

REGISTER 8-3: INTERRUPT STATUS 1 REGISTER (ADDRESS 03H) (CONTINUED)

- bit 0 **OV_LIM1:** Over Current Limit Port 1 Indicates that the I_{BUS} current has exceeded the I_{LIM} threshold. This bit will be cleared when read if the error condition has been removed or if the ERR1 bit is cleared. This bit will cause the ALERT#1 pin to be asserted and the device to enter the Error state.
 - 1 = Current Limit for Port 1 exceeded
 - 0 = Current Limit for Port 1 not exceeded
- **Note 1:** Note that the ERR1 bit does not necessarily reflect the ALERT#1 pin status. The ALERT#1 pin may be cleared or asserted without the ERR1 bit changing states.

				•	-					
R/W-0	R/C-0	R-0	U-x	R/C-0	U-0	R/C-0	R/C-0			
ERR2	DISCH_ERR2	VS_LOW	—	TSD_LOW	—	BACK_V2	OV_LIM2			
bit 7							bit (
Legend:										
R = Readable bit		W = Writable	bit	U = Unimplemented bit		C = Clear on	Read			
-n = Value at POR		'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is unk	nown			
bit 7	the Error state. the Active state removed, the U when the Error not leave the E	Writing this bit when written JCS2113-C retu- state is entered rror state. This onality is active control is disal rror State	t to a '0' will cl a to '0', all erro urns to the Ac d. If any other bit is cleared and no error bled (Note 1).	was detected on ear the Error stat or conditions are of tive state. This bi bit is set in the Inf automatically by conditions are de	te and allows checked. If al t is set autom terrupt Status the UCS2113	the device to be I error conditions natically by the L register (04h), the 3-C if the auto-rest	e returned to s have been JCS2113-C he device will ecovery fault			
bit 6	DISCH_ERR2: be cleared whe	Discharge Err on read if the er RT#2 pin to be as unable to Di	or Port 2 - Indi rror condition asserted and scharge V _{BUS}	cates the device has been remove the device to en	ed or if the EF	RR bit is cleared				
bit 5		ver switches ar reshold. e has fallen belo	e held off. Thi ow the V _{S UVI}	s fallen below the s bit is cleared an .0						
bit 4	Unimplemente	əd								
bit 3	the T_{TSD_L} the T_{TSD_L}	_ow - T _{TSD_LOV} _LOW -T _{TSD_LO}	_{V_HYST} . This b _{W_HYST} . This	re has exceeded it is cleared autor bit will not ca 1 and/or ERR2 I	natically when use the corr	n the die temperation the die temperation of the temperature of temperature of the temperature of temperatur of temperature of temper	ature is belov			
	a power switch operates in constant current mode									
	_	PWR_EN1 and/or PWR_EN2 controls transition from inactive to active								
	 it is a power up situation and PWR_EN1 and/or PWR_EN2 pins are active. 									
	 1 = Internal die temperature has exceeded T_{TSD_LOW} 0 = Internal die temperature has not exceeded T_{TSD_LOW} 									
bit 2	Unimplemente			100_2011						
bit 1	voltages by mo	re than 150 mV bit is cleared. T	/. This bit will b	ndicates that the V_{BUS2} voltage has exceeded the V_S or V_{DD} ill be cleared when read if the error condition has been remove cause the ALERT#2 pin to be asserted and the device to enter						
	1 = V _{BUS2} > V	s, or V _{BUS2} > \		han 150 mV _S and V _{DD} voltag	les by more t	han 150 mV				
bit 0	This bit will be	cleared when r use the ALERT mit for Port 2 e	ead if the erro #2 pin to be a xceeded	tes that the I _{BUS} r condition has b sserted and the c	een removed	or if the ERR2	bit is cleared			
Note 1:	Note that the ERR2			he Al FRT#2 nin et	atus The ΔI ⊏ι	RT#2 nin may be d	cleared or			
	NOIC THAT THE LINKZ	SIL GOCS HOL HEL	soouny reneot t	$h \in A \subset C \cap \pi^2$ pin st	atus. THE ALLI	the pin may be t				

REGISTER 8-4: INTERRUPT STATUS 2 REGISTER (ADDRESS 04H)

R/C-0	U-x	U-x	U-x	R-0	U-x	U-x	U-x
RATION1	—	—	—	PWR_EN1_CON	—	—	—
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	e bit	U = Unimplemente	ed bit	C = Clear on	Read
-n = Value at	POR	'1' = Bit is se	et	'0' = Bit is cleared		x = Bit is unk	nown
bit 7	when the RA $1 = Port 1 ha$	TION_RST1 as delivered t	bit is set or the he programme	ationing. This bit is cl RATION_EN1 bit is d mAh of current nmed mAh of curren	cleared.	ad, or cleared	automatically
bit 6-4	Unimplemer	nted					
bit 3							ically with the

bit 2-0 Unimplemented

R/C-0	U-x	U-x	U-x	R-0	U-x	U-x	U-x
RATION2	—	_		PWR_EN2_CON	—	_	—
bit 7							bit 0
Legend:							
R = Readable	e bit	W = Writable	e bit	U = Unimplemente	ed bit	C = Clear on	Read
-n = Value at	POR	'1' = Bit is se	et	'0' = Bit is cleared		x = Bit is unk	nown
bit 7	when the RA 1 = Port 2 ha 0 = Port 2 ha	TION_RST2 as delivered t as not deliver	bit is set or the he programme	ationing. This bit is cl RATION_EN2 bit is d mAh of current nmed mAh of curren	cleared.	ad, or cleared	automatically
bit 6-4	Unimplemented						
bit 3	-						tically with the

REGISTER 8-6: GENERAL STATUS 2 REGISTER (ADDRESS 10H)

bit 2-0 Unimplemented

8.3 Configuration Registers

The Configuration registers control basic device functionality. The contents of these registers are retained in Sleep.

REGISTER 8-7: GENERAL CONFIGURATION 1 REGISTER (ADDRESS 11H)

R/W-0	U-0	R/W-0	R/W-0	R/W-0	R/W-1	U-1	U-0
ALERT1_MASK		DSCHG1	PWR_EN1S	DISCHG	TIME<1:0>	—	—
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	C = Clear on Read
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7	ALERT1_MASK: Mask errors for all interrupts in Register 8-3 except OV_LIM1 and TSD.
	 1 = The ALERT#1 pin will only assert if a OV_LIM1 or TSD is detected 0 = The ALERT#1 pin will be asserted if an error condition or indicator event is detected
bit 6	Unimplemented
bit 5	DSCHG1: Forces the VBUS1 to be reset and discharged when the UCS2113-C is in the Active state. Writing this bit to a logic '1' will cause the port power switch to be opened and the discharge circuitry to activate and discharge V_{BUS} . Actual discharge time is controlled by DISCHG_TIME<1:0>. This bit must be cleared by the SMBus master after the forced VBUS discharge.
	 1 = V_{BUS1} discharge initiated 0 = Port 1 not in discharge
bit 4	PWR_EN1S: Power Enable Port 1 override - This bit is OR'ed with the PWR_EN1 pin. Thus, if the polarity is set to active-high, either the PWR_EN1 pin or this bit must be '1' to enable the port power switch.
bit 3-2	DISCHG_TIME<1:0>: Discharge time - sets t _{DISCHARGE} . The discharge time value is the same for both ports.
	00 = 100 ms
	01 = 200 ms
	10 = 300 ms 11 = 400 ms
hit 1 0	
bit 1-0	Unimplemented

		-			-		
R/W-0	U-0	R/W-0	R/W-0	U	R/W-1	U-1	U-0
ALERT2_MASK	—	DSCHG2	PWR_EN2S	—	RESERVED	—	_
bit 7							bit (
Legend:							
R = Readable bit		W = Writable	e bit	U = Unimplement	ted bit	C = Cle Read	ar on
-n = Value at POF	R	'1' = Bit is se	et	'0' = Bit is cleared	ł	x = Bit i unknow	-
bit 7	1 = The ALERT	#2 pin will on	ly assert if a O	V_LIM2 or TSD is	except OV_LIM2 an detected indicator event is det		
bit 6	Unimplemented	d					
bit 5	Writing this bit to to activate to dis	a logic '1' v scharge V _{BUS} by the SMBu narge initiated	vill cause the p . Actual discha ıs master after	ort power switch to	n the UCS2113-C is in be opened and the c led by DISCHG_TIM lischarge.	lischarge	circuitry
bit 4	PWR_EN2S: Po	ower Enable F			I with the PWR_EN2 it must be '1' to enab		

REGISTER 8-8: GENERAL CONFIGURATION 2 REGISTER (ADDRESS 12H)

- bit 3 Unimplemented
- bit 2 Reserved: Do not change.
- bit 1-0 Unimplemented

r							
R/W-0	U-1	R/W-1	U-x	U-x	R/W-0	U-0	U-0
PIN_IGN	_	DIS_TO	—	—	BOOST	—	—
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable	bit	U = Unimplem	ented bit	C = Clear on	Read
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unk	nown
bit 7	is retained in S 1 = PWR_EN1 0 = Power stat	leep. ⊢and PWR_EN te is determine	- I2 pin states and d by the OR'd o	EN2 pin states v e ignored. combination of f PWR_EN2S bi	the PWR_EN [·]		
bit 6	Unimplemente	ed					
bit 5	DIS_TO: Disab	le Time Out - [Disables the SM	1Bus time out fe	eature.		
	1 = Time out d	isabled					

REGISTER 8-9: GENERAL CONFIGURATION 3 REGISTER (ADDRESS 13H)

bit 4-3 Unimplemented

bit 2 **BOOST:** Indicates that the I_{BUS} current is higher than I_{BOOST} on V_{BUS1} or V_{BUS2} (bit is OR'ed).

- 1 = I_{BUS} has exceeded I_{BOOST} on either or both ports
- $_{0}$ = I_{BUS} is less than I_{BOOST} on either port individually
- bit 1-0 Unimplemented: Read as '0'

0 = Time out enabled

8.4 Current Limit Register

The Current Limit register controls the I_{LIM} used by the port power switch. The default setting is based on the resistor on the COMM_ILIM pin and this value cannot be changed to be higher than hardware set value. The contents of this register are retained in Sleep.

REGISTER 8-10: CURRENT LIMIT REGISTER (ADDRESS 14H)

U-0	U-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0	R/W-0
	—	IL	IM_PORT2<2:	0>	ILIN	/_PORT1<2:()>
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

- bit 7-6 Unimplemented: Read as '0' bit 5-3 ILIM_PORT2<2:0>: Sets the I_{LIM} value for Port 2 101 = 3.5A 110 = 4.3A 111 = 5.2A Other values: Reserved, do not use. bit 2-0 ILIM_SW<2:0>: Sets the I_{LIM} value for Port 1 101 = 3.5A 110 = 4.3A
 - 111 **= 5.2A**

Other values: Reserved, do not use.

8.5 Auto-Recovery Register

The contents of this register are retained in Sleep.

The Auto-Recovery Configuration register sets the parameters used when the Auto-Recovery fault handling algorithm is invoked. Once the Auto-Recovery fault handling algorithm has checked the overtemperature and back-drive conditions, it will set the I_{LIM} value to I_{TEST} and then turn on the port power switch and start the t_{TST} timer. If, after the timer has expired, the V_{BUS} voltage is less than V_{TEST} , then it is assumed that a short-circuit condition is present and the Error state is restarted for Auto Recovery.

REGISTER 8-11: AUTO RECOVERY CONFIGURATION REGISTER (ADDRESS 15H)

R/W-0	R/W-0	R/W-1	R/W-0	R/W-1	R/W-0	R/W-1	R/W-0
LATCHS		TCYCLE<2:0>		TTST	<1:0>	VTST_S	SW<1:0>
bit 7							bit 0
Legend:							
R = Readab	le bit	W = Writable b	it	U = Unimplem	ented bit		
-n = Value a	t POR	'1' = Bit is set		'0' = Bit is clear	red	x = Bit is unl	known
bit 7		tab Sat Cantrala	the fault here	dling routing that i	in used in the s	and that an arr	or is datastad
		tch Set - Controls ate will be latched		•			
		cleared by the us					
	0 = The UC	S2113-C will auto	matically retr	y when an error o	condition is de	tected.	
bit 6-4		Defines the defines the defines the defined and the defined			ate is entered	before the Auto	o-Recovery
		algorithm is star	ted as shown	below.			
	000 = 15 ms						
	001 = 20 ms 010 = 25 ms						
	010 = 25 ms 011 = 30 ms						
	100 = 35 ms						
	101 = 40 ms						
	110 = 45 ms						
	111 = 50 ms						
bit 3-2	TTST<1:0>:	Retry Duration tir	ner - Sets the	t _{TST} as shown b	elow		
	00 = 10 ms						
	01 = 15 ms						
	10 = 20 ms						
	11 = 25 ms	N					
bit 1-0	removed	short-circuit voltag	je threshold v	TEST that must be	e crossea aurir	ig retries to dec	clare the short
	a a = 250 mV						
	00 = 250 mV 01 = 500 mV						
	00 = 250 mV 01 = 500 mV 10 = 750 mV						

8.6 Total Accumulated Charge Registers

The Total Accumulated Charge registers store the total accumulated charge delivered from the V_S source to a portable device. The bit weighting of the registers is given in mA-hrs. The register value is reset to 00_00h only when the RATION_RST bit is set or if the RATION_EN bit is cleared. This value will be retained when the device transitions out of the Active state and resumes accumulation, if the device returns to the Active state and charge rationing is still enabled.

These registers are updated every one (1) second while the UCS2113-C is in the Active power state. Every time the value is updated, it is compared against the target value in the Charge Rationing Threshold registers. This data is retained in the Sleep state.

REGISTER 8-12: PORT1 TOTAL ACCUMULATED CHARGE REGISTERS (ADDRESS 16H, 17H, 18H, 19H)

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TAC	25:18>			
bit 31							bit 24
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TAC	:1<17:10>			
bit 23							bit 16
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TA	C1<9:2>			
bit 15							bit 8
R-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
TAC1	<1:0>	—	_	_	—	—	—
bit 7					•		bit 0
Legend:							
R = Readabl	e bit	W = Writable b	pit	U = Unimplem	ented bit		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	ired	x = Bit is unkne	own

bit 31-6 **TAC1<25:0>:** Total Accumulated Charge Port 1 - Each LSB of this 26-bit value equals 0.00367 mAh bit 5-0 **Unimplemented:** Read as '0'

REGISTER 8-13: PORT2 TOTAL ACCUMULATED CHARGE REGISTERS (ADDRESS 1AH,1BH,1CH,1DH)

R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TAC	2<25:18>			
bit 31							bit 24
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TAC	2<17:10>			
bit 23							bit 16
R-0	R-0	R-0	R-0	R-0	R-0	R-0	R-0
			TA	C2<9:2>			
bit 15							bit 8
R-0	R-0	U-0	U-0	U-0	U-0	U-0	U-0
TAC2		_	_	_	_		_
bit 7							bit (
Legend:							
R = Readable	e bit	W = Writable b	bit	U = Unimplem	ented bit		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unkno	wn

bit 31-6 **TAC2<25:0>:** Total Accumulated Charge Port 2 - Each LSB of this 26-bit value equals 0.00367 mAh bit 5-0 **Unimplemented:** Read as '0'

8.7 Charge Rationing Threshold Registers

The Charge Rationing Threshold registers set the maximum allowed charge that will be delivered to a portable device. Every time the Total Accumulated Charge registers are updated, the value is checked against this limit. If the value meets or exceeds this limit, the RATION(1/2) bit is set and action taken according to the RATION_BEH1<1:0> and RATION_BEH2<1:0> bits.

REGISTER 8-14: PORT 1 CHARGE RATIONING THRESHOLD REGISTERS (ADDRESS 1EH,1FH)

R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			С	T1<15:8>			
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			(CT1<7:0>			
bit 7							bit 0
Legend:							
R = Readabl	e bit	W = Writable bit		U = Unimplem	ented bit		
-n = Value at	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unknow	wn

bit 15-0 CT1<15:0>: Charge Rationing Threshold Port 1 - Each LSB of this 16-bit value equals 3.76 mAh

REGISTER 8-15: PORT 2 CHARGE RATIONING THRESHOLD REGISTERS (ADDRESS 20H, 21H)

						•	· ·
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			CT	2<15:8>			
bit 15							bit 8
R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1	R/W-1
			C1	2<7:0>			
bit 7							bit C

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 15-0 **CT2:** Charge Rationing Threshold Port 2 - Each LSB of this 16-bit value equals 3.76 mAh

R/W-0	R/W-0	R/W-0	R/W-1	R/W-0	R/W-0	R/W-0	R/W-1
RTN_EN2	RTN_RST2	RTN_BE	H2<1:0>	RTN_EN1	RTN_RST1	RTN_BE	EH1<1:0>
bit 7							bit 0
							
Legend:	- 1-:4						
R = Readable		W = Writable b	It	U = Unimplem			
-n = Value at	PUR	'1' = Bit is set		'0' = Bit is clea	ared	x = Bit is un	known
bit 7	RTN_EN2: Ch	arge Ration Ena	able Port 2 - E	nables Charge F	Rationing for Po	rt 2.	
		ationing enabled					
	•	•		ccumulated Cha	• •		
				be accumulated. ning Threshold, t			
				is will also clear			
bit 6	RTN_RST2: P	ort 2 Ration Res	set - Resets th	e charge rationir	ng functionality	for Port 2.	
				re reset to 00_0			
				nd, if there are	no other errors	s or active ir	idicators, the
		pin will be relea peration This bit		red to enable cha	arge rationing		
bit 5-4	•			bits - Controls ho	• •	3-C responds	when the
	_			own in Table 6-2			
	00 = Report						
	01 = Report ar 10 = Disconne						
	10 - Disconne 11 = Ignore						
bit 3	-	arge Ration Ena	able Port 1 - E	nables Charge F	Rationing for Po	rt 1.	
	—	ationing enabled		Ū	U		
				ccumulated Cha			
	_		-	be accumulated. ning Threshold, t			
		•	•	is will also clear			
bit 2	-	-		e charge rationir		-	
	1 = Total Accu	umulated Charg	e registers a	re reset to 00_0	0h. In addition	, when this t	oit is set, the
				nd, if there are	no other errors	s or active ir	idicators, the
		pin will be relea peration This bit		red to enable cha	arge rationing		
bit 1-0	-			bits - Controls ho		3-C responds	when the
				own in Table 6-2			
	00 = Report						
	01 = Report ar						
	10 = Disconne 11 = Ignore						

REGISTER 8-16: RATION CONFIGURATION REGISTER (ADDRESS 22H)

8.8 Product ID Register

The Product ID register stores a unique 8-bit value that identifies the UCS device family.

REGISTER 8-17: PRODUCT ID REGISTER (ADDRESS FDH)

R-1	R-1	R-1	R-0	R-0	R-1	R-0	R-0
			PID•	<7:0>			
bit 7							bit 0
Legend:							
R = Readable	bit	W = Writable bit		U = Unimplem	ented bit		
-n = Value at I	POR	'1' = Bit is set		'0' = Bit is clea	red	x = Bit is unknow	n

bit 7-0 PID<7:0>: Product ID for the UCS2113-C

8.9 Manufacture ID Register

The Manufacturer ID register stores a unique 8-bit value that identifies Microchip Technology Inc.

REGISTER 8-18: MANUFACTURER ID REGISTER (ADDRESS FEH)

R-0	R-1	R-0	R-1	R-1	R-1	R-0	R-1
			MID<7	7:0>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown

bit 7-0 MID<7:0>: Manufacturer ID for Microchip

8.10 Revision Register

The Revision register stores an 8-bit value that represents the part revision.

REGISTER 8-19: REVISION REGISTER (ADDRESS FFH)

R-1	R-0	R-0	R-0	R-0	R-0	R-0	R-1
			REV<	7:0>			
bit 7							bit 0

Legend:			
R = Readable bit	W = Writable bit	U = Unimplemented bit	
-n = Value at POR	'1' = Bit is set	'0' = Bit is cleared	x = Bit is unknown


bit 7-0 REV<7:0>: Part Revision

Example

9.0 PACKAGING INFORMATION


9.1 Package Marking Information

4x4 mm QFN, 20-lead



Legend	: XXX Y YY WW NNN @3 *	Customer-specific information Year code (last digit of calendar year) Year code (last 2 digits of calendar year) Week code (week of January 1 is week '01') Alphanumeric traceability code Pb-free JEDEC [®] designator for Matte Tin (Sn) This package is Pb-free. The Pb-free JEDEC designator (e3) can be found on the outer packaging for this package.
	be carrie	nt the full Microchip part number cannot be marked on one line, it will d over to the next line, thus limiting the number of available s for customer-specific information.


20-Lead Plastic Quad Flat, No Lead Package (ML) - 4x4 mm Body [QFN] Also called VQFN



Microchip Technology Drawing C04-126 Rev C Sheet 1 of 2

20-Lead Plastic Quad Flat, No Lead Package (ML) - 4x4 mm Body [QFN] Also called VQFN

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



	Units	MILLIMETERS		
Dimension	Limits	mits MIN NOM		MAX
Number of Terminals	Ν	20		
Pitch	е	0.50 BSC		
Overall Height	А	0.80	0.90	1.00
Standoff	A1	0.00	0.02	0.05
Terminal Thickness	A3	0.20 REF		
Overall Length	D	4.00 BSC		
Exposed Pad Length	D2	2.60	2.70	2.80
Overall Width	E	4.00 BSC		
Exposed Pad Width	E2	2.60	2.70	2.80
Terminal Width	b	0.18	0.25	0.30
Terminal Length	L	0.30	0.40	0.50
Terminal-to-Exposed-Pad	К	0.20	-	-


Notes:

- 1. Pin 1 visual index feature may vary, but must be located within the hatched area.
- 2. Package is saw singulated
- 3. Dimensioning and tolerancing per ASME Y14.5M
 - BSC: Basic Dimension. Theoretically exact value shown without tolerances. REF: Reference Dimension, usually without tolerance, for information purposes only.

Microchip Technology Drawing C04-126 Rev C Sheet 2 of 2

20-Lead Plastic Quad Flat, No Lead Package (ML) - 4x4 mm Body [QFN] Also called VQFN

Note: For the most current package drawings, please see the Microchip Packaging Specification located at http://www.microchip.com/packaging



RECOMMENDED LAND PATTERN

	MILLIMETERS			
Dimension Limits		MIN	NOM	MAX
Contact Pitch	E	0.50 BSC		
Optional Center Pad Width	X2			2.80
Optional Center Pad Length	Y2			2.80
Contact Pad Spacing	C1		4.00	
Contact Pad Spacing	C2		4.00	
Contact Pad Width (X20)	X1			0.30
Contact Pad Length (X20)	Y1			0.80
Contact Pad to Center Pad (X16)	G1	0.20		
Thermal Via Diameter	V		0.30	
Thermal Via Pitch	EV		1.00	

Notes:

1. Dimensioning and tolerancing per ASME Y14.5M

BSC: Basic Dimension. Theoretically exact value shown without tolerances.

2. For best soldering results, thermal vias, if used, should be filled or tented to avoid solder loss during reflow process

Microchip Technology Drawing C04-2126 Rev B

APPENDIX A: REVISION HISTORY

Revision A (November 2020)

• Original release of this document.

UCS2113-C

NOTES:

PRODUCT IDENTIFICATION SYSTEM

To order or obtain information, e.g., on pricing or delivery, refer to the factory or the listed sales office.

PART NO. [T] ⁽¹⁾	<u>-XX -X /XX XXX</u>	Examples:			
Device Tape and	Reel Version Temperature Package Qualification Range	a) UCS2113-10	C-V/G4:	Various temperature, SMBus address 57h, 20-pin 4x4 QFN package	
Device: Version:	UCS2113-C: USB Dual-Port Power Switch and Current Monitor 1C = SMBus address 57h	b) UCS2113T-2	2C-V/G4VAO:	Tape and Reel, SMBus address 56h, Various temperature, 20-pin 4x4 QFN package, AEC-Q100 Automotive qualified	
Temperature Range:	2C = SMBus address 56h V = -40°C to +105°C (Various)	catal used	lote 1: Tape and Reel identifier only appears in the catalog part number description. This identifier is used for ordering purposes and is not printed on the device package. Check with your Microchip Sales Office for package availability with the Tape and Reel option.		
Package:	G4 = Plastic Quad Flat No Lead Package - 4x4 mm Body with 0.40 mm Contact Length, Saw Singulated, QFN, 20-lead	Sale			
Qualification:	(Blank) = Standard Qualification VAO = AEC-Q100 Automotive Qualification				

UCS2113-C

NOTES:

Note the following details of the code protection feature on Microchip devices:

- Microchip products meet the specifications contained in their particular Microchip Data Sheet.
- Microchip believes that its family of products is secure when used in the intended manner and under normal conditions.
- There are dishonest and possibly illegal methods being used in attempts to breach the code protection features of the Microchip devices. We believe that these methods require using the Microchip products in a manner outside the operating specifications contained in Microchip's Data Sheets. Attempts to breach these code protection features, most likely, cannot be accomplished without violating Microchip's intellectual property rights.
- Microchip is willing to work with any customer who is concerned about the integrity of its code.
- Neither Microchip nor any other semiconductor manufacturer can guarantee the security of its code. Code protection does not
 mean that we are guaranteeing the product is "unbreakable". Code protection is constantly evolving. We at Microchip are
 committed to continuously improving the code protection features of our products. Attempts to break Microchip's code protection
 feature may be a violation of the Digital Millennium Copyright Act. If such acts allow unauthorized access to your software or
 other copyrighted work, you may have a right to sue for relief under that Act.

Information contained in this publication is provided for the sole purpose of designing with and using Microchip products. Information regarding device applications and the like is provided only for your convenience and may be superseded by updates. It is your responsibility to ensure that your application meets with your specifications.

THIS INFORMATION IS PROVIDED BY MICROCHIP "AS IS". MICROCHIP MAKES NO REPRESENTATIONS OR WAR-RANTIES OF ANY KIND WHETHER EXPRESS OR IMPLIED, WRITTEN OR ORAL, STATUTORY OR OTHERWISE, RELATED TO THE INFORMATION INCLUDING BUT NOT LIMITED TO ANY IMPLIED WARRANTIES OF NON-INFRINGEMENT, MERCHANTABILITY, AND FITNESS FOR A PARTICULAR PURPOSE OR WARRANTIES RELATED TO ITS CONDITION, QUALITY, OR PERFORMANCE.

IN NO EVENT WILL MICROCHIP BE LIABLE FOR ANY INDI-RECT, SPECIAL, PUNITIVE, INCIDENTAL OR CONSEQUEN-TIAL LOSS, DAMAGE, COST OR EXPENSE OF ANY KIND WHATSOEVER RELATED TO THE INFORMATION OR ITS USE, HOWEVER CAUSED, EVEN IF MICROCHIP HAS BEEN ADVISED OF THE POSSIBILITY OR THE DAMAGES ARE FORESEEABLE. TO THE FULLEST EXTENT ALLOWED BY LAW, MICROCHIP'S TOTAL LIABILITY ON ALL CLAIMS IN ANY WAY RELATED TO THE INFORMATION OR ITS USE WILL NOT EXCEED THE AMOUNT OF FEES, IF ANY, THAT YOU HAVE PAID DIRECTLY TO MICROCHIP FOR THE INFORMATION. Use of Microchip devices in life support and/or safety applications is entirely at the buyer's risk, and the buyer agrees to defend, indemnify and hold harmless Microchip from any and all damages, claims, suits, or expenses resulting from such use. No licenses are conveyed, implicitly or otherwise, under any Microchip intellectual property rights unless otherwise stated.

Trademarks

The Microchip name and logo, the Microchip logo, Adaptec, AnyRate, AVR, AVR logo, AVR Freaks, BesTime, BitCloud, chipKIT, chipKIT logo, CryptoMemory, CryptoRF, dsPIC, FlashFlex, flexPWR, HELDO, IGLOO, JukeBlox, KeeLoq, Kleer, LANCheck, LinkMD, maXStylus, maXTouch, MediaLB, megaAVR, Microsemi, Microsemi logo, MOST, MOST logo, MPLAB, OptoLyzer, PackeTime, PIC, picoPower, PICSTART, PIC32 logo, PolarFire, Prochip Designer, QTouch, SAM-BA, SenGenuity, SpyNIC, SST, SST Logo, SuperFlash, Symmetricom, SyncServer, Tachyon, TimeSource, tinyAVR, UNI/O, Vectron, and XMEGA are registered trademarks of Microchip Technology Incorporated in the U.S.A. and other countries.

AgileSwitch, APT, ClockWorks, The Embedded Control Solutions Company, EtherSynch, FlashTec, Hyper Speed Control, HyperLight Load, IntelliMOS, Libero, motorBench, mTouch, Powermite 3, Precision Edge, ProASIC, ProASIC Plus, ProASIC Plus logo, Quiet-Wire, SmartFusion, SyncWorld, Temux, TimeCesium, TimeHub, TimePictra, TimeProvider, WinPath, and ZL are registered trademarks of Microchip Technology Incorporated in the U.S.A.

Adjacent Key Suppression, AKS, Analog-for-the-Digital Age, Any Capacitor, AnyIn, AnyOut, Augmented Switching, BlueSky, BodyCom, CodeGuard, CryptoAuthentication, CryptoAutomotive, CryptoCompanion, CryptoController, dsPICDEM, dsPICDEM.net, Dynamic Average Matching, DAM, ECAN, Espresso T1S, EtherGREEN, IdealBridge, In-Circuit Serial Programming, ICSP, INICnet, Intelligent Paralleling, Inter-Chip Connectivity, JitterBlocker, maxCrypto, maxView, memBrain, Mindi, MiWi, MPASM, MPF, MPLAB Certified logo, MPLIB, MPLINK, MultiTRAK, NetDetach, Omniscient Code Generation, PICDEM, PICDEM.net, PICkit, PICtail, PowerSmart, PureSilicon, QMatrix, REAL ICE, Ripple Blocker, RTAX, RTG4, SAM-ICE, Serial Quad I/O, simpleMAP, SimpliPHY, SmartBuffer, SMART-I.S., storClad, SQI, SuperSwitcher, SuperSwitcher II, Switchtec, SynchroPHY, Total Endurance, TSHARC, USBCheck, VariSense, VectorBlox, VeriPHY, ViewSpan, WiperLock, XpressConnect, and ZENA are trademarks of Microchip Technology Incorporated in the U.S.A. and other countries

 $\ensuremath{\mathsf{SQTP}}$ is a service mark of Microchip Technology Incorporated in the U.S.A.

The Adaptec logo, Frequency on Demand, Silicon Storage Technology, and Symmcom are registered trademarks of Microchip Technology Inc. in other countries.

GestIC is a registered trademark of Microchip Technology Germany II GmbH & Co. KG, a subsidiary of Microchip Technology Inc., in other countries.

All other trademarks mentioned herein are property of their respective companies.

© 2020, Microchip Technology Incorporated, All Rights Reserved.

ISBN: 978-1-5224-7250-6

For information regarding Microchip's Quality Management Systems, please visit www.microchip.com/quality.



Worldwide Sales and Service

AMERICAS

Corporate Office 2355 West Chandler Blvd. Chandler, AZ 85224-6199 Tel: 480-792-7200 Fax: 480-792-7277 Technical Support: http://www.microchip.com/ support

Web Address: www.microchip.com

Atlanta Duluth, GA Tel: 678-957-9614 Fax: 678-957-1455

Austin, TX Tel: 512-257-3370

Boston Westborough, MA Tel: 774-760-0087 Fax: 774-760-0088

Chicago Itasca, IL Tel: 630-285-0071 Fax: 630-285-0075

Dallas Addison, TX Tel: 972-818-7423 Fax: 972-818-2924

Detroit Novi, MI Tel: 248-848-4000

Houston, TX Tel: 281-894-5983

Indianapolis Noblesville, IN Tel: 317-773-8323 Fax: 317-773-5453 Tel: 317-536-2380

Los Angeles Mission Viejo, CA Tel: 949-462-9523 Fax: 949-462-9608 Tel: 951-273-7800

Raleigh, NC Tel: 919-844-7510

New York, NY Tel: 631-435-6000

San Jose, CA Tel: 408-735-9110 Tel: 408-436-4270

Canada - Toronto Tel: 905-695-1980 Fax: 905-695-2078

ASIA/PACIFIC

Australia - Sydney Tel: 61-2-9868-6733

China - Beijing Tel: 86-10-8569-7000 China - Chengdu

Tel: 86-28-8665-5511 China - Chongqing Tel: 86-23-8980-9588

China - Dongguan Tel: 86-769-8702-9880

China - Guangzhou Tel: 86-20-8755-8029

China - Hangzhou Tel: 86-571-8792-8115

China - Hong Kong SAR Tel: 852-2943-5100

China - Nanjing Tel: 86-25-8473-2460

China - Qingdao Tel: 86-532-8502-7355

China - Shanghai Tel: 86-21-3326-8000

China - Shenyang Tel: 86-24-2334-2829

China - Shenzhen Tel: 86-755-8864-2200

China - Suzhou Tel: 86-186-6233-1526

China - Wuhan Tel: 86-27-5980-5300

China - Xian Tel: 86-29-8833-7252

China - Xiamen Tel: 86-592-2388138 China - Zhuhai

Tel: 86-756-3210040

ASIA/PACIFIC

India - Bangalore Tel: 91-80-3090-4444

India - New Delhi Tel: 91-11-4160-8631 India - Pune

Tel: 91-20-4121-0141 Japan - Osaka

Tel: 81-6-6152-7160 Japan - Tokyo

Tel: 81-3-6880- 3770 Korea - Daegu

Tel: 82-53-744-4301 Korea - Seoul

Tel: 82-2-554-7200

Malaysia - Kuala Lumpur Tel: 60-3-7651-7906

Malaysia - Penang Tel: 60-4-227-8870

Philippines - Manila Tel: 63-2-634-9065

Singapore Tel: 65-6334-8870

Taiwan - Hsin Chu

Tel: 886-3-577-8366 **Taiwan - Kaohsiung** Tel: 886-7-213-7830

Taiwan - Taipei Tel: 886-2-2508-8600

Thailand - Bangkok Tel: 66-2-694-1351

Vietnam - Ho Chi Minh Tel: 84-28-5448-2100

Italy - Milan Tel: 39-0331-742611

Fax: 39-0331-466781 Italy - Padova Tel: 39-049-7625286

EUROPE

Austria - Wels

Tel: 43-7242-2244-39

Tel: 45-4485-5910

Fax: 45-4485-2829

Tel: 358-9-4520-820

Tel: 33-1-69-53-63-20

Fax: 33-1-69-30-90-79

Germany - Garching

Tel: 49-2129-3766400

Germany - Heilbronn

Germany - Karlsruhe

Tel: 49-7131-72400

Tel: 49-721-625370

Germany - Munich

Tel: 49-89-627-144-0

Fax: 49-89-627-144-44

Germany - Rosenheim

Tel: 49-8031-354-560

Israel - Ra'anana

Tel: 972-9-744-7705

Tel: 49-8931-9700

Germany - Haan

Finland - Espoo

France - Paris

Fax: 43-7242-2244-393

Denmark - Copenhagen

Netherlands - Drunen Tel: 31-416-690399 Fax: 31-416-690340

Norway - Trondheim Tel: 47-7288-4388

Poland - Warsaw Tel: 48-22-3325737

Romania - Bucharest Tel: 40-21-407-87-50

Spain - Madrid Tel: 34-91-708-08-90 Fax: 34-91-708-08-91

Sweden - Gothenberg Tel: 46-31-704-60-40

Sweden - Stockholm Tel: 46-8-5090-4654

UK - Wokingham Tel: 44-118-921-5800 Fax: 44-118-921-5820