L9679E

Automotive battery cut-off circuit and airbag system expansion IC

life.augmented

TQFP48 exposed pad down (7x7x1 mm)

Features

- Squib/Pyroswitch deployment drivers
	- 8-channel HSD/LSD
	- 25 V maximum deployment voltage
	- Various deployment profiles
	- Current monitoring Rmeasure, STB, STG and leakage diagnostics
	- High- and low-side driver FET tests
	- Four-channel remote sensor interface
	- PSI-5 satellite sensors
		- Configurable asynchronous/synchronous protocols
	- Configurable arming input signals
- Temperature sensor
- 32-bit SPI communications
	- 2 SPI buses (1 global, 1 for satellite communication)
	- Parity bit
	- Integrated ADC measurements (1 ADC converter)
- Operating temperature: -40 °C to 105 °C
- Package 48 pins

Applications

- Airbag systems
- Cut-off battery systems
- Pyro Fuse/Pyroswitch management

Description

The [L9679E](https://www.st.com/en/product/L9679E?ecmp=tt9470_gl_link_feb2019&rt=ds&id=DS12485) is an extension chip in airbag systems or a pyroswitch manager. This device is family-compatible with the L9679 and L9680 devices. The device includes an octal driver for squib/pyroswitch deployments and a quad channel interface for PSI-5 sensors. Deployment profiles can be set according to user specifications via SPI configuration, as well as the protocol to be used to communicate with the satellite sensors. Independent configurable arming inputs are provided for a programmable mapping of the loops to be deployed.

Kyr

1 Absolute maximum ratings

This part may be irreparably damaged if taken outside the specified Absolute Maximum Ratings. Operation above the Absolute Maximum Ratings may also cause a decrease in reliability.

The operating junction temperature range is -40 °C to +150 °C. The maximum junction temperature must not be exceeded except when in deployment and within the deploy power stages. Deployment is possible starting with a junction temperature of 150 °C.

Table 1. Absolute maximim ratings

L9679E

Absolute maximum ratings

Table 2. ESD robustness

Table 3. Temperature ranges and thermal resistances

2 Operative maximum ratings

Within the operating ratings the part operates as specified and without parameter deviations. Once taken beyond the operative ratings and returned back within, the part will recover with no damage or degradation.

Additional supply voltage and temperature conditions are given separately at the beginning of each specification table.

Table 4. Operative maximum ratings

L9679E Operative maximum ratings

3 Pins description

The L9679E pinout is shown below. The IC is housed in a 48-pin package (7 x 7 x 1.0 mm) with 5x5 mm exposed pad down.

GADG0203181236PS

S77

4 Overview and block diagram

The L9679E IC is an application-specific standard component for airbag systems and pyroswitch management. Its main functions include deployment drivers, remote sensor interfaces (PSI-5 satellite sensors) and diagnostics. A block diagram for this IC is shown here in Figure 2. Functional block diagram.

4.1 Deployment drivers

- 8 high-side deployment drivers, 8 low-side deployment drivers
	- User-programmable deployment options
		- 1.20 A or 1.75 A minimum
		- Programmable time in 64us increments
- Capability to deploy a squib/pyroswitch with a minimum current of 1.2 / 1.75 A and the low-side FET shorted to ground up to 25 V on SSxy
- Independently controlled high-side and low-side FETs
- Squib/Pyroswitch resistance measurement
- Firing current monitor feature
- High- and low-side FET tests
- Open and shorts diagnostics, including between loop drivers
- Independent fire enable logic, SPI and discrete digital input

4.2 Remote sensor interfaces

- Four-channel receiver
	- standard PSI-5 v1.3 compatible with asynchronous and synchronous protocols
- Current limit with shortcircuit protection diagnostics
- PSI-5 satellite sensor mode
	- Auto-adjusting current trip points for each satellite channel
	- Even parity, 8- or 10-bit messages, 125 k or 189 kbps
	- Satellite message error detection

4.3 Arming logic

Three discrete and independent input arming signals

4.4 Other features

- One dedicated 32-bit SPI bus for global configuration and control
- One dedicated 32-bit SPI bus for remote sensor configuration and control
- Temperature sensor
- Independent thermal shutdown protection on the remote sensor interfaces
- All diagnostics are digital and are available through SPI communications
- Configurable digital I/O pin voltage range, 5 V or 3.3 V

5 Start-up and power control

5.1 Power supply overview

The L9679E IC contains an integrated power management system able to provide all necessary voltages for internal functionality. External supplies are required to operate squib/pyroswitch drivers and RSU interfaces. The power supply block contains the following features:

- Two 3.3 V internal regulators for operating internal logic (CVDD) and analog circuits (VINT3V3). An external CVDD pin is used to provide filtering capacitance to digital section supply rail. VSAT is the supply of these two regulators. They are enabled when VSAT voltage goes above VSAT_ON threshold.
- Sync pulse supply (VSYNC) input rail ensures a minimum voltage for operating the satellite sync signal and running part of the squib/pyroswitch diagnostics set. At system level, it can be connected to the SYNCBOOST output rail generated by L9679 or L9680 devices.
- The VSAT input rail ensures the supply to operate the satellite interface. At system level, it can be connected to the SATBUCK output rail generated by L9679 or L9680 devices.
- The VCC input rail ensure the supply to operate the SPI interface, in particular the VCC rail is used only to supply the MISO G and MISO RS output digital buffers.

5.2 Power mode control

Start-up and power down of the L9679E are controlled by the VCC pin, VSYNC pin, VSAT pin, RESET_N pin and device status.

There are three main power modes: power-off, awake and active mode. Each power mode is described below and represented in the state flow diagram shown in the following figure.

Figure 3. Power control state flow diagram

VSAT_Filt 0->1 if (VSAT_Filt=0 and VSAT>VSAT_ON for TVSATFILT); VSAT Filt 1->0 if (VSAT Filt=1 and VSAT<VSAT OFF for TVSATFILT);

GADG0503181447PS

5.2.1 Power-off mode

During the Power-off mode all supplies are disabled keeping the system in a quiescent state with very low current draw from battery. As soon as VSAT>VSAT_ON the IC will move to Awake Mode.

5.2.2 Awake mode

During the Awake mode the VINT3V3 and CVDD internal regulators are turned on and once internal POR is released and RESET_N pin is pulled high, the IC is ready for full activation of all the functionalities.

5.2.3 Active mode

When POR has been released and if VSAT stays above VSAT_ON threshold at least for $T_{VSATF|L}$ the device enters Active mode.

In this state the internal regulators are not immediately switched off in case VSAT goes below VSAT_OFF threshold. It's necessary that VSAT stays below VSAT_OFF for at least $T_{VSATFILT}$ to disable internal regulators.This filter time is present to avoid that glitch on VSAT supply can switch off the device. Anyway it must be considered that, if VSAT goes down and output voltage of internal regulators cannot be sustained, the POR signal will be asserted and the device is immediately switched off.

5.2.4 Power-up and power-down sequences

The typical behaviour of the IC during normal power-up and power-down is shown in [Figure 4. Normal power-up](#page-12-0) [sequence](#page-12-0) and [Figure 5. Normal power-down sequence](#page-13-0).

It's not required that the following sequence is applied. VSAT is the main supply of the device. VSYNC and VCC supplies can be provided before or after VSAT and are necessary to guarantee the full functionality of the device.

Figure 4. Normal power-up sequence

GADG0603180746PS

5.2.5 IC operating states

Different states can be identified while operating the device. These states allow safe and predictable initialization, test and operation of the part.

As soon as the RESET signal is de-asserted, L9679E enters the Init state: during this state the device must be initialized by the controller. In particular, the SYS CFG register can be programmed only during this state. Upon the DIAG_STATE SPI command, the device switches to Diag state for diagnostics purposes. The remaining configuration of the device is allowed in this state, in particular the RSU channels and deployment profiles. Several tests are also enabled while being in this state and all these tests are mutually exclusive to one another. HS and LS switch tests of the squib/pyroswitch drivers can only be processed during this Diag state. When not in Diag state, any commands for squib/pyroswitch driver switch tests will be ignored. Checks for the configured firing time configuration through the FENL pin are also performed. The SSM remains in this state until commanded to transition into the Safing state via the dedicated SPI commands.

Upon reception of the SAFING STATE command while in Diag state, the device enters the Safing state. This is the primary run-time state for normal operation, the only state where deployment is permitted. The only means of exiting Safing state is by the assertion of the SSM_Reset signal.The device operating states are shown in [Figure 6. IC operating state diagram](#page-14-0).

5.3 Oscillators

The device integrates two trimmed oscillators, both of them with spread spectrum capability selectable via the CLK_CNF register.

The main oscillator runs at 16 MHz typ and is used to provide clock to the internal synchronous logic.

The auxiliary oscillator runs at 7.5 MHz typ. and is used to monitor the main oscillator. In case the main oscillator frequency is lower than the minimum threshold, this condition is detected by the frequency monitor circuit and latched into the CLKFRERR flag in the FLTSR register. Eventually a POR would be issued. If the clock error is temporary, it is possible to read the fault flag once out of POR.

5.4 Reset control

The device provides an input RESET pin, used to reset the internal logic to safe control system operation in case of internal ECU failures, and a soft reset SPI command.

A low-level signal on this input pin longer than T_{FLT} RESET_N deglitch filter, or the soft reset SPI command reception, will produce the following changes on the IC:

- Clearing of all internal logic registers to the default state
- IC operating state going back to the Init State (see Figure 6. IC operating state diagram)
- Running diagnostics being disabled
- RSU channels being switched off and their data registers being reset to default state
- Running deployments being interrupted.

The RESET pin input circuitry implements a deglitch filter to reject spurious transitions on the signal. Moreover, the device implements an internal power on reset (POR) producing the same changes at IC level as the RESET pin. This POR is triggered by:

- GDN loss
- **BG** error
- Internal supply error

The cause of the RESET activation is latched and reported into the fault status register FLTSR and cleared upon SPI reading. During the RESET event the logic is under reset but the FLTSR is not reset. So the fault info will be available as soon as the IC will be out of reset.

GADG0603180820PS

Figure 7. Internal voltage monitors

GADG0603180914PS

Figure 8. Reset control logic

6 SPI interface

The L9679E has many user-selectable features controlled through serial communications by the integrated microcontroller. The device features two SPI interfaces: one global SPI and one remote sensor SPI. The global SPI interface provides general configuration, control and status functions for the device, while the remote sensor SPI provides dedicated communication of the remote sensor data and status registers to the microcontroller.

6.1 SPI protocol

Each SPI interface (global and remote sensor) uses its own dedicated set of 4 I/O pins: CS_G, SCLK_G, MOSI_G and MISO_G for Global SPI; CS_RS, SCLK_RS, MOSI_RS and MISO_RS for remote sensor SPI. Both of the SPI interfaces use the same protocol described here below (the suffix "_X" used in the SPI pin names below is intended to stand for either " G" or " RS" depending on the specific SPI interface considered)

The IC SPI interface is composed by an input shift register, an output shift register and four control signals. MOSI X is the data input to the input shift register. MISO X is the data output from the output shift register. SCLK X is the clock input used to shift data into the input shift register or out from the output one while CS_X is the active low chip select input.

All SPI communications are executed in exact 32-bit increments. The general format of the 32-bit transmission for the SPI interface is shown in Table 5. SPI MOSI X frame layout and Table 6. SPI MISO X frame layout

The data sent to the IC (i.e. MOSIX) consists of a target read register ID (RID), a target write register ID (WID), write data parity (WPAR) and 16 bits of data (WRITE). WRITE data is the data to be written to the target write register indicated by WID. Data returned from the IC (i.e. MISO_X) consists of a global status word (GSW), read data parity (RPAR) and 20 bits of data (READ). READ data will be the contents of the target read register as indicated by the RID bits. The parity bits WPAR and RPAR cover all the 32 bits of the MOSI and MISO frames, respectively. Odd parity type is used.

Table 5. SPI MOSI_X frame layout

Table 6. SPI MISO_X frame layout

Communications are controlled through CS_X, enabling and disabling communication. When CS_X is at high logic, all SPI communication I/O is tri-stated and no data is accepted. When CS X is low, data is latched on the rising edge of SCLK_X and data is shifted on the falling edge. The MOSI_X pin receives serial data from the master with MSB first. Likewise for MISO_X, data is read MSB first, LSB last.

The L9679E features a data validation method through the SCLK_X input to keep transmissions with not exactly 32 bits from being written to the device. The SCLK X input counts the number of received clocks and should the clock counter exceed or count fewer than 32 clocks, the received message is discarded and a SPI_FLT bit is flagged in the Global Status Word (GSW). The SPI_FLT bit is also set in case of parity error detected on the MOSI_X frame. Any attempt to access a register with forbidden access mode (read or write) does not lead to changes to the internal registers, but the SPI_FLT bit is not set in this case.

6.2 Global SPI register map

The Global SPI interface consists of several 32-bit registers which allow the configuration, control and status of the IC as well as special manufacturing test modes. The register definition is defined by the read register ID (RID) and the write register ID (WID) as shown in [Table 7. Global SPI register map.](#page-17-0) The Global ID bit (GID) is used to extend the available register addresses, but it is shared between RID and WID; only RID and WID with the same GID value can be addressed within the same SPI word. The operating states here below show in which states the SPI command is processed.

The L9679E checks the validity of the received WID and RID fields in the MOSI_G frame. Should an SPI write command with WID matching a writeable register be received in an illegal operating state, the command will be discarded and the ERR_WID bit will be flagged in the next Global Status Word GSW. The ERR_WID flag is not set in case WID addresses a read/only register. Should a SPI read command be received containing an unused RID address, the command will be discarded and the ERR_RID bit will be flagged in the current GSW.

Table 7. Global SPI register map

1. A checkmark indicates in which operating state a WRITE-command is valid

6.3 Global SPI tables

A summary of all the registers contained within the global SPI map is shown below and is referenced throughout the specification as they apply. The SPI register tables also specify the effect of the internal reset signals assertion on each bit field.

Note: The symbol '-' is used to indicate that the register is not affected by the relevant reset signal.

6.3.1 Global SPI global status word

The Global SPI frame contains an 11-bit word that returns global status information. The Global Status Word (GSW) of the Global SPI is the most significant 11 bits of MISO_G data.

Table 8. Global SPI global status Word

6.4 Global SPI read/write registers

FLTSR FAULT STATUS FAULT

SYS_CFG System configuration register

Write: 0002

SYS_CTL System control register

1: VSAT_OK= VSAT_OK_TH1

SYS_STATE

DCR_x(x=0, 2, 4, 6) Deployment configuration channel 0, 2, 4, 6 (DCR_x)

DCR_x(x=1, 3, 5, 7) Deployment configuration channel 1, 3, 5, 7 (DCR_x)

L9679E SPI interface

DEPCOM Deployment command

DSR_x (x=0 to 7) Deployment status channel x

DCMTSxy (xy=01,23,45,67) Deployment current monitor registers

LP_GNDLOSS Deployment ground loss register

001000: BA version 001001: BB version 010000: CA version 010001: CB version 010010: CC version

VERSION_ID Device version register

CLK_CONF Clock configuration register

SAFING_STATE SAFING_STATE SAFING_STATE

DIAG_STATE Diag state entry command

LPDIAGSTAT Diagnostic result register for deployment loops

LPDIAGREQL Loops diagnostic configuration command register for low level diagnostic

LPDIAGREQH Loops diagnostic configuration command register for high level diagnostic

DIAGCTRL_x (x=A, B, C, D) ADC x control command registers

Updated by SSM_RESET or ADC state machine

0: cleared on read 1: convertion finished

RSCRx (x=0, 1, 2, 3) PSI5 configuration register for channel x

RSCTRL Remote sensor control register

LOOP_MATRIX_ARMx (x=1, 2) **Assignment of ARMx to specific loops** Assignment of ARMx to specific loops

6.5 Remote sensor SPI register map

The Remote sensor SPI interface consists of twelve 32-bit read registers (one for each logical channel) to allow access to decoded sensor data and fault registers. The registers are addressed by the read register ID and the global ID bit.

The L9679E checks the validity of the received RID field in the MOSI_RS frame. Should an SPI read command be received containing an unused RID address, the command will be discarded and the ERR_RID bit will be flagged in the current GSW.

Table 9. Remote sensor SPI register map

6.6 Remote sensor SPI tables

A summary of all the registers contained within the remote sensor SPI map is shown below and is referenced throughout the specification they apply to. The SPI register tables also specify the effect of the internal reset signals assertion on each bit field.

Note: The symbol '-' is used to indicate that the register is not affected by the relevant reset signal.

6.6.1 Remote sensor SPI global status word

 \sim \sim

The remote sensor SPI contains an 11-bit word that returns global status information. The Global Status Word (GSW) of the remote sensor SPI is the most significant 11 bits of MISO_RS data.

Table 10. GSW - Remote sensor SPI global status word

RSDRx(x=0 to 11) @FLT = 0

ID: 50 (RSDR0), 51 (RSDR1), 52 (RSDR2), 53 (RSDR3), 54 (RSDR4), 55 (RSDR5), 56 (RSDR6), 57 (RSDR6), 58 (RSDR8), 59 (RSDR9), 5A (RSDR10), 5B (RSDR11)

Write: -

RSDRx (x=0 to 11) @FLT=1 **Remote sensor data/fault registers ch_x** (x=0 to 3) slot_x **(x=1 to 3)**

ch0 slot 1 (RSDR0); ch1 slot 1 (RSDR1); ch2 slot 1 (RSDR2); ch3 slot 1 (RSDR3); ch0 slot 2 (RSDR4); ch1 slot 2 (RSDR5); ch2 slot 2 (RSDR6); ch 3 slot 2 (RSDR7) ch0 slot 3 (RSDR8); ch1 slot 3 (RSDR9); ch2 slot 3 (RSDR10); ch3, slot 3 (RSDR11)

Note: Bit 15 = 1 FAULTED condition

	19	18	17	16	15	14	13	12	11	10	9	8		6	5	4	3	2		0
R _S MOS					\times	\times	\times	\times	\times	\times	\times	\times	\times	\times	\times	\times	\times	\times	\times	\times
RS MISO ₋	CRC X				FLT Ξ1	ზ òπ	LCID [3:0]				STG	STB	Ξ CURRENT	OPENDET	RSTEMP	INVALID	NODATA	ERROR O ಹ	X	X

ID: 50 (RSDR0), 51 (RSDR1), 52 (RSDR2), 53 (RSDR3), 54 (RSDR4), 55 (RSDR5), 56 (RSDR6), 57 (RSDR6), 58 (RSDR8), 59 (RSDR9), 5A (RSDR10), 5B (RSDR11)

Type: R

Read: 5000 (RSDR0), 5100 (RSDR1), 5200 (RSDR2), 5300 (RSDR3), 5400 (RSDR4), 5500 (RSDR5), 5600 (RSDR6), 5700 (RSDR7), 5800 (RSDR8), 5900 (RSDR9), 5A00 (RSDR10), 5B00 (RSDR11)

Write:

ST

RSTHRx_L Remote sensor x current registers

[9:0] \$A1 \$A1 \$A1 BASE CURRENT [9:0]: Base current measured by internal converter (93.75 µA ±9% each LSB).

7 Deployment drivers

The squib/pyroswitch deployment block consists of 8 independent high-side drivers and 8 independent low-side drivers. Squib/Pyroswitch deployment logic requires a deploy command received through SPI communications and proper FENx input pins assessment. Both conditions must exist in order for the deployment to occur. Once a deployment is initiated, it can only be terminated by an SSM_RESET event.

L9679E allows all 8 squib/pyroswitch loops to be deployed at the same time or in any other possible timing sequence. Deployment drivers are capable of granting a successful deployment also in case of short to ground on low-side circuit (SRx pins). Firing voltage capability across high-side circuit is maximum 25 V on high side, and low-side drivers account for a maximum series total resistance of R_{DSON HSLS} Ω. Each loop is granted for a minimum number of 15 deployments, under all normal operating conditions and with a deployment repetition time higher than 10s. Both the high- and the low-side FET drivers are equipped with passive gate turn-off circuitries to guarantee the FETs are kept in off state also when the device is unpowered or during power-up/down transients.

7.1 Control logic

A block diagram representing the deployment driver logic is shown below. Deployment driver logic features include:

- Deploy command logic
- Deployment current selection
- Deployment current monitoring and deploy success feedback
- Diagnostic control and feedback

Figure 9. Deployment driver control blocks

GADG0603181306PS

Figure 10. Deployment driver control logic – Enable signals

The high level block diagram for the deployment drivers is shown below:

7.1.1 Safe operating area vs deployment current profiles

Deployment current is programmed for each channel using the Deploy Configuration Register (DCRx) shown in DCR $x(x=0, 2, 4, 6)$ and DCR $x(x=1, 3, 5, 7)$.

In the same register the Deploy Time Selection allows the device to deploy for a time up to 4.032 ms. In order to prevent device damage, a constraint on squib/pyroswitch supply voltage versus maximum T_j at the deployment start shall be specified as following:

Squib/Pyroswitch Deploy current profile = 1.2 A / 2 ms (DCR_Deploy_Time ≤ 34):

Squib/Pyroswitch Deploy current profile = 1.75 A / 700 µs (DCR_Deploy_Time ≤ 13):

Squib/Pyroswitch Deploy current profile = 1.75 A / 500 µs (DCR_Deploy_Time ≤ 10):

 $9 \text{ V} \leq \text{V}$ SSxy $\leq 25 \text{ V}$ with -40 °C \leq Tj_start \leq 150 °C;

Squib/Pyroswitch Deploy current profile = 1.2 A / 3.2 ms (DCR_Deploy_Time ≤ 54):

Squib/Pyroswitch Deploy current profile = 1.75 A / 2 ms (DCR_Deploy_Time ≤ 34):

V

 $6 V \le V$ SSxy ≤ 16.7 V with -40°C ≤ Ti start ≤ 130°C; $6V \leq V$ _{_}SSxy $\leq 16V$ with -40°C $\leq T$ j_start ≤ 150 °C;

Squib/Pyroswitch Deploy current profile = 1.75 A / 3.2 ms (DCR_Deploy_Time ≤ 54):

These requirements are valid considering also the case where all loops are shorted to ground during deployment $(SFx = 0 V or SRx = 0 V).$

7.1.2 Deploy command expiration timer

Deploy commands are received for all channels using SPI communications. Once a deploy command is received, it will remain valid for a specified time period selected in the Deploy Configuration Register (DCRx). The deploy status and deploy expiration timer can be read through the Deploy Status Register (DSRx). The deploy expiration timer is selectable via 2 bits and the maximum programmable time is 500 ms nominal.

7.1.3 Deployment control flow

Deployment control logic requires the following conditions to be true to successfully operate a deployment:

- \cdot POR = 0
- SSM to be in Safing State
- A valid arming condition by FENx signals to be set
- Channel-specific deploy command request bits to be set via SPI in the Deploy command Register (DEPCOM)
- A global deployment state has to be active, as described in the following figure.

Figure 13. Global SPI deployment enable state diagram

In case a multiple deployment request is needed, i.e. deploying the same channel in sequence, a toggle on DEP_DISABLED has to be performed and a new DEPCOM command on the same channel has to be sent. The SPI DEPCOM command is ignored if the device is in the DEP_DISABLED state and the deploy command is not set. While in DEP_ENABLED state, the following functionalities that could be active are forced to their reset

- All squib/pyroswitch diagnostic current or voltage sources
- All squib/pyroswitch and ADC diagnostic MUX settings, state machine, etc.

The SPI_LOCK and SPI_UNLOCK signals are available in the SPIDEPEN command:

state:

GADG0903181136PS

The arming valid condition is assessed by using the 3 arming discrete input pins FEN1, FEN2 and FENL. All of these three pins are active high. The device allows two configurations:

- Config 1 (default): FENL is not used; FEN1 and FEN2 are enablers for any or all the loops, each input controlling both HS and LS of those loops
- Config 2: FENL is used and enables all LSs; FEN1 and FEN2 enable for any or all the loops, this time controlling only HSs

FEN1/2 input pins are assigned to the desired channels by means of the programmable loop matrix.

Deploy commands in the Deploy Command Register (DEPCOM) are channel specific.

Deployment requires a valid arming condition from FENx signals to be set any time before, during or after the specific sequence of deploy commands is received. It is feasible for a deploy command to be received without a valid arming condition from the FENx being set. In this case, the deploy command will be terminated according to the [Section 7.1.2: Deploy command expiration timer](#page-69-0)

Arming signals coming from FENx pins are not stretched by the device so active state of these pins must be kept during the entire duration of the deployment event to complete it successfully.

7.1.4 Deployment current monitoring

A current comparator is used to indicate when the output current from the HSD, SFx, exceeds the deployment current threshold, I_{THDEPL}. The timer signal remains active and increments while the current meets the programmed deploy current as set in the Deploy Configuration Register. The deployment current counter value is stored in the Deploy Current Monitor Timer Register XY (DCMTSxy). There is a unique timer register for each channel.

If the deploy current falls below the specified current threshold momentarily and recovers, the deployment current counter will pause during the drop-out and continue once the current exceeds the threshold. The deployment current counter will not be reset by the presence or absence of current in the deployment channel.

Figure 14. Current monitor counter behavior

The deploy current counter is reset to \$0000 as soon as a toggle on DEP_DISABLED is performed and a new DEPCOM command on the same channel is received.

7.1.5 Deployment success

Deploy success flag is set when the deploy timer elapses. This bit (CHxDS) is contained in the Deploy Status Register. Within the Global Status Word register (GSW), a single bit (DEPOK) is also set once any of the 8 deployment channels sets a deploy success flag.

7.2 Deployment voltage

One deployment voltage source pin is used for adjacent channels (e.g. SS23 for channels 2 and 3). These pins are directly connected to the high side drivers for each channel.

7.3 Deployment driver protections

7.3.1 Delayed low side deactivation

To control voltage spikes at the squib/pyroswitch pins during drivers deactivation at the end of a deployment, the low/side driver is switched off after T_{DEL} $_{SB-LS}$ delay time with respect to the high side deactivation.

7.3.2 Low-side voltage clamp

The low-side driver is protected against overvoltage at the SRx pins by means of a clamping structure as shown in [Figure 12. Analog deployment block diagram](#page-68-0). When the low-side driver is turned off, voltage transients at the SRx pin may be caused by squib/pyroswitch inductance. In this case a low-side FET drain to gate clamp will reactivate the low-side FET allowing for residual inductance current recirculation, thus preventing potential lowside FET damage by overvoltage.

7.3.3 Short-to-battery

The low-side driver is equipped with current limitation and overcurrent protection circuitry. In case of short-tobattery at the squib/pyroswitch pins, the shortcircuit current is limited by the low-side driver to I_{LIMSRx} . If this condition lasts for longer than $T_{FLT\ ILM\ LS}$ deglitch filter time then the low- and high-side drivers will be switched off and latched in this state until a new deployment is commanded after SPI_DEPEN is retriggered.

7.3.4 Short-to-ground

The squib/pyroswitch driver is designed to stand a short-to-ground at the squib/pyroswitch pins during deployment. In particular, the current flowing through the short circuit is limited by the high-side driver (deployment current) and the high-side FET is sized to handle the related energy.

In case the short-to-ground during deployment occurs after an open circuit, a protection against damage is also available. The high-side current regulator would have normally reacted to the open circuit by increasing the Vgs of the high-side FET. Thanks to a dedicated fast comparator detecting the open condition, the driver is able to discharge the FET gate quickly in order to reduce current overshoot and prevent potential driver damage when the short-to-ground occurs.

7.3.5 Intermittent open squib/pyroswitch

A dedicated protection is also available in case of intermittent open load during deployment. In this case, if load is restored after an open circuit, due to slow reaction of the high-side current regulation loop, the current through the squib/pyroswitch is limited only to I_{LIMSRx} by the low-side driver. If this condition lasts for longer than T_{FLT} os Ls then the high side is turned off for T_{OFF} $_{\text{OS}}$ Hs and then reactivated. By this feature, intermittent open squib/ pyroswitch and short-to-battery faults may be distinguished and handled properly by the drivers.

7.4 Diagnostics

The L9679E provides the following diagnostic feedback for all deployment channels:

- High-voltage leakage test for oxide isolation check on SFx and SRx
- Leakage to battery and ground on both SFx and SRx pins with or without a squib/pyroswitch
- Short between loops diagnostics
- Squib/Pyroswitch resistance measurement with leakage cancellation and selectable range (10/50 $Ω$)
- High squib/pyroswitch resistance with range from 500 Ω to 2000 Ω
- SSxv. SFx voltage status
- High- and low-side FET diagnostics
- Loss of ground return diagnostics
- High-side safing FET diagnostics
The above diagnostic results are processed through a 10-bit analog-to-digital algorithmic converter. These tests can be addressed in two different ways, with a high-level approach or a low-level one. The main difference between the two approaches is that with the low-level approach the user is allowed to precisely control the diagnostic circuitry, also deciding the proper timings involved in the different tests. On the other hand, the highlevel approach is an automatic way of getting diagnostic results for which an internal state machine is taking care of instructions and timings (reduced number of SPI frames required to run the diagnostic).

The following figure shows the block diagram of the squib/pyroswitch diagnostics.

Figure 15. Deployment loop diagnostics

The leakage diagnostic includes short-to-battery, short-to-ground and shorts between loops. The test is applied to each SFx and SRx pin so shorts can be detected regardless of the resistance between the squib/pyroswitch pins.

7.4.1 Low-level diagnostic approach

In this approach, each of the test steps described in the sections below requires user intervention by issuing the proper SPI command.

High-voltage leakage test for oxide isolation check

This test is mandatory to address possible leakages that could not be experienced at low voltages on SFx or SRx pins. The I_{source} current generator (ISRC) is enabled on the chosen SFx pin. To confirm that the SFx pin has then reached a suitable voltage level, a dedicated ADC measurement on the SFx pin can be requested. Once this test is performed, a leakage test on SFx and SRx pins can be issued to double check possible leakages.

Leakage-to-battery/Ground diagnostics

Prior to the real test, the voltage regulator current monitor block (VRCM) has to be tested and validated. The validation of VRCM goes into verifying both the short-to-battery and short-to-ground flags.

SZ

The I_{source} current generator (ISRC) is first connected to the SFx pin to raise its voltage to VSYNC. Then, the VRCM is enabled and connected to the selected SFx pin. The I_{sink} current limited switch (ISNK) is turned off, as well as the pull-down current generator. If the VRCM block works properly, the short to battery flag would be asserted.

Then, the I_{sink} current limited switch (ISNK) is connected to the SRx pin, the VRCM is enabled and connected to the selected SRx pin. The I_{source} current generator (ISRC) is turned off, as well as the pull-down current generator. If the VRCM block works properly, the short to ground flag would be asserted.

Figure 16. SRx pull-down enable logic

Once the VRCM block is validated, the real leakage tests can be performed. ISRC and ISNK currents have to be kept switched off. The VRCM shall be connected to the desired pin (either SFx or SRx pins); by doing this, also the pull-down current on the selected SRx pin is automatically deactivated. During the test, if no leakage is present the voltage on the selected SFx or SRx pin will be forced by the VRCM to the VREF level and no current is detected or sourced by the VRCM. If there is a leakage to ground or battery, the VRCM will sink or source current trying to maintain VREF. Two current comparators, ISTB and ISTG, will detect the abnormal current flow and the relative flags will be given in the LPDIAGSTAT. These flags are not latched and report the real time status of the relevant comparators in case of low-level leakage diagnostic test. Voltage conversion is not required to have these flags updated.. In LPDIAGSTAT register are also reported the channel and the pin (SFx or SRx) under test, respectively with LEAK_CHSEL and SQP bit fields.

The pull-down currents on the other SRx pins are still active. Therefore, the leakage test that would show a leakage to ground may depend on a real leakage on the pin under test or on a short between loops.

Short between loops diagnostics

In case the previous test has reported a leakage to ground fault, the short between loops diagnostics shall be run. The same procedure is followed as described for normal leakage tests except the fact that in this case all the pulldown current generators have to be deactivated (not only the one for the pin under test), by means of the PD_CURR bit in the Diagnostic Request Register (LPDIAGREQ). If a leakage or ground fault is not present, then the channel under test has a short to another squib/pyroswitch loop.

Table 11. Short between loops diagnostics decoding

The condition of two open channels, i.e. without squib/pyroswitch resistance connecting SFx to SRx, that have a short between loops on SFx cannot be detected. If only one of the two shorted SFx pins is open, the fault will be indicated on the open channel.

Squib/Pyroswitch resistance measurement

During a resistance measurement, a two-step process is performed.

At the first step, both the ISRC current generator and the ISNK current limited switch are enabled and connected to the selected SFx and SRx channel, through ISRC, ISRC_CURR_SEL, ISNK and RES_MEAS_CHSEL bit fields in the Loop Diagnostic Request Register (LPDIAGREQ). The ISRC current can be configured to either 40 mA or 8 mA nominal value through the ISRC_CURR_SEL bit in the LPDIAGREQ register providing the user with two different measurement range options. A differential voltage is created between the SFx and SRx pin based on the ISRC current and squib/pyroswitch resistance between the pins. The SPI interface will provide the first resistance measurement voltage (Vdiff1) based on the amplifying factor of the differential amplifier and a 10 bit internal ADC conversion.

The second measurement step (bypass measurement) is performed redirecting ISRC to the selected SRx pin, while keeping ISNK on; this way, the differential amplifier and following ADC will output the offset measurement through SPI (Vdiff2). Microcontroller is then allowed to calculate the mathematical difference between first and second measurements to obtain the real squib/pyroswitch resistance value.

$$
Vdiff1 = G_{RSQ} \times \left[I_{SRC_*} \times \left(\frac{R_{LKG_SF} \times R_{SQ}}{R_{LKG_SF} + R_{SQ}} \right) + \frac{R_{SQ}}{R_{LKG_SF} + R_{SQ}} \times \left(V_{LKG_SF} - V_{SRX_RM} \right) \right] + V_{off_RSQ}
$$

$$
V_{diff2} = \frac{G_{RSQ} \times R_{SQ}}{R_{LKG_SF} + R_{SQ}} \times \left(V_{LKG_SF} - V_{SRX_RM} \right) + V_{off_RSQ}
$$

$$
R_{SQ} = \frac{V_{diff1} - V_{diff2}}{G_{RSQ} \times I_{RSC_*}} \qquad \text{(assuming } R_{LKG_SF} \gg R_{SQ})
$$

The simplification in the calculation method reported above can result in some amount of error that is already incorporated in the overall tolerance of the squib/pyroswitch resistance measurement reported in the electrical parameters table.

Values of each measurement step can be required addressing the proper ADCREQx code in the Diagnostic Control command (DIAGCTRLx) on [Table 14. Diagnostics control register \(DIAGCTRLx\).](#page-89-0)

This calculation is tolerant to leakages and, thanks to a dedicated EMI low-pass filter, also to high frequency noises on squib/pyroswitch lines. Moreover, L9679E features a slew rate control on the ISRC current generator to mitigate emissions.

The ISRC current generator is connected to VSYNC input pin. Special care shall be considered in programming the duty cycle of the squib/pyroswitch measurements to keep the power dissipation under control, in the event VSYNC line is supplied with high voltage.

High squib/pyroswitch resistance diagnostics

With this test, the device is able to understand if the squib/pyroswitch resistance value is below 200 Ω , between 500 Ω and 2000 Ω or beyond 5000 Ω. During a high squib/pyroswitch resistance diagnostics, VRCM and ISNK are enabled and connected respectively to SFx and SRx on the selected channel. VREF voltage level will be output on SFx. Current flowing on SFx will be measured and compared to I_{SRlow} and I_{SRhigh} thresholds to identify if the resistance is above or below R_{SRlow} or R_{SRhigh} levels. The results are reported in the LPDIAGSTAT register. The relative flags (HSR_HI and HSR_LO) are not latched and reflect the current status of the comparators.

High- and low-side FET diagnostics

This couple of tests can only be run during the diagnostic mode of the power-up sequence (as described in [Figure 6. IC operating state diagram](#page-14-0)). Tests are performed individually for HS driver or LS driver, with two dedicated commands. Prior to either the HS or LS FET diagnostics being run, the VRCM has to be first enabled. Within the command to enable the VRCM, also the channel onto which the FET test will be run has to be selected with the LEAK_CHSEL bit field. Running the leakage diagnostics with the appropriate delay time prior to either the HS or LS FET diagnostics will precondition the squib/pyroswitch pin to the appropriate voltage level. When the FET diagnostic command is issued with the Diagnostic Register SPI command (SYSDIAGREQ), the VRCM flags will be cleared, the VRCM deglitch filter time is switched from the leakage diagnostic deglitch filter time ($T_{FLT \ LKG}$) to the FET test deglitch filter time ($T_{FLT_LKGB_FT}$) for both HS and LS and the output of the VRCM deglitch filter is now allowed to disable the appropriate HS or LS squib/pyroswitch driver during FET test.

The device monitors the current through the VRCM. If the FET is working properly, this current will exceed IHS_FET_TH OF ILS_FET_TH current threshold, respectively for HS or LS FET test for the deglitch filter time of $T_{FLT_LKGB_FT}$, and the driver under test is turned off immediately and automatically.

If there is a substantial leakage fault to Vbat or Gnd present during the FET test, leading this leakage current to exceed the IHS_FET_TH or ILS_FET_TH current threshold, for the deglitch filter time of $T_{FLT-LKGB-FT}$, then the driver under test is turned off immediately and automatically, and the corresponding VRCM flag, STG or STB, is set.

If the current does not exceed the current threshold, the test will be terminated and the driver is anyway turned off Within T_{FFTTIMEOUT}.

Table 12. HS FET TEST

Table 13. LS FET TEST

During T_{FFTTIMFOUT} period, the bit stating that the FET is enabled will be set (FETON=1) and will be cleared as soon as the FET is switched back off.

For all conditions the current on SFx/SRx pins will not exceed the VRCM current limitation value (I_{LIM_VRCM_SINK} or I_{LIM VRCM} SRC). There may be higher currents on the squib/pyroswitch lines due to the presence of filter capacitors. During these FET tests, energy available to the squib/pyroswitch is limited to less than E_{FFT} $_{TEST}$. For high side FET diagnostics, if no faults were indicated in the preceding leakage diagnostics then a normal result would be [STB=1, STG=0]. If the returned result for the high side FET test is not as the previous then either the FET is not functional, a short to ground occurred during the test, or there is a missing SSxy connection for that channel.

For low-side FET diagnostics if no faults were indicated in the preceding leakage diagnostics then a normal result would be [STB=0, STG=1]. If the returned result for the low-side FET test is not as the previous then either the FET is not functional or a short to battery occurred during the test. In case of ground loss the low-side FET diagnostic would not indicate a FET fault.

The VRCM flags will be given in the LPDIAGSTAT register. The status of the VRCM flags after FET test is latched and can be cleared upon either LPDIAGREQ or SYSDIAGREQ SPI commands.

Finally, after FET test is completed, the VRCM deglitch filter time is switched from the FET test deglitch filter time $(T_{FITLKGR-FT})$ to the leakage diagnostic test deglitch filter time (T_{FITLKG}) for both HS and LS and the output of the VRCM deglitch filter is now not allowed to disable the appropriate HS or LS squib/pyroswitch driver anymore.

Loss of ground return diagnostics

This diagnostics is available during a squib/pyroswitch measurement. This test is based on the voltage drop across the ground return, if the voltage drop exceeds SG_{XV} $_{OPEN}$, ground connection is considered as lost. Should the ground connection on the squib/pyroswitch driver circuit be missing, the bit related to the channel under test by the two above diagnostics will be activated in the LP_GNDLOSS register. The flag is latched after a proper filter time T_{FLT} SGOPEN and cleared upon read.

High-side safing FET diagnostics

The user can measure the voltage levels of the SSxy nodes. If the safing FET is properly switched on, the voltage on SSxy will be regulated.

The measurement request is done via Diagnostic Control command (DIAGCTRLx), while results will be reported through ADCRESx bit fields.

Deployment timer diagnostic

This test allows to verify the correct functionality and duration of the timers used to control the deployment times. This test can be executed only when the IC is in the Diag state by setting the appropriate code in the DSTEST field of the SYSDIAGREQ register. When the test is launched, the IC sequentially triggers the activation of the deployment timers of the various channels (each of them separated by 8ms idle time) and outputs the relevant waveform to the FENL output discrete pin, which will act as an output pin only for this test (put an external resistor to limit the current if double driver condition is present).

Additional test is available to check operation of FENL output buffer through dedicated value of DSTEST field.

To understand the sequence of deployment timer test look at [Figure 17. Deployment timer diagnostic sequence.](#page-77-0) The µC can therefore test the deployment times by measuring the duration of the high pulses sent by the IC on the FENL pin. The deployment time configuration used during this test is the latest one programmed in the DCRx registers. In case the test is run on a channel with no DCRx deployment time previously configured, a default 8 µs high pulse is output on FENL for the relevant channel.

Squib/Pyroswitch diagnostic with common SRx connected loops

In case of two SRx pins which are intentionally connected together, the PD_CURR_CSR bit of the Deployment Configuration register (DCR x , where $x = 0, 2, 4, 6$) must be used to indicate which loop pairs have the common SRx connection. The purpose of this additional bit is to control the pull-down current on each channel to be consistent with or without the Common SRx connected loops. When the DCR_x(PD_CURR_CSR) bit is set for one loop pair and the Deployment diagnostic is run on that loop pair, the pull-down current is disabled on both channels of the loop pair selected.

For the squib/pyroswitch channel pair with common SRx connection, to understand if the two SFx pins are shorted together, the squib/pyroswitch resistance measurement must be required with the following setting: LPDIAGREQ[12:11]=11. In this way the ISRC current generator is enabled on the channel selected by RES_MEAS_CHSEL[3:0] bits while the Differential Operational Amplifier is connected on the other channel of the squib/pyroswitch channel pair. If the short between the two SFx pin is not present then the squib/pyroswitch resistance measurement results will be close to 0, otherwise it will be half the real squib/pyroswitch resistance.

Loop diagnostics control and results registers

Diagnostic tests and channels for each test are controlled through the Loop Diagnostic Request Register (LPDIAGREQ), diagnostic results are stored in the Loop Diagnostic Status Register (LPDIAGSTAT).

7.4.2 High-level diagnostic approach

In this approach, the test steps described in the sections below are coded into a dedicated state machine that helps reducing the user intervention to a minimum.

The high-level diagnostic commands are contained in the LPDIAGREQ, LOOP_DIAG_SEL, and LOOP_DIAG_CHSEL registers. The high-level diagnostic response is available in the LPDIAGSTAT register. The concept is depicted in the following figures.

Figure 18. High-level loop diagnostic flow 1

GADG0903181321PS

Figure 19. High-level loop diagnostic flow 2

8 Remote sensor interface

The L9679E contains 4 remote sensor interfaces, capable of supporting PSI-5 protocol (asynchronous and synchronous modes, increased voltage, extended range). A simplified block diagram of the interface is shown below. The interface supply is given on the VSAT pin. The circuitry consists of a power interface that mirrors current flowing in the external sensor and transmits this current information to the decoder, which produces a digital value for each remote sensor channel. The voltage at the RSUx pins can be limited by the power interface in case of VSAT supply overvoltage to protect the external sensors. Decoded data are then output through the Remote sensor data registers (RSDRx). The power interface also contains error detection circuitry. When a fault is detected, the error code is stored in a global SPI data buffer in the Remote sensor data registers (RSDRx).

Figure 20. Remote sensor interface control blocks

GADG0903181513PS

Remote sensor configuration can be addressed via the Remote sensor configuration registers (RSCRx). In particular, TSxDIS bit allows overriding the time slot control for PSI5 I/F and BLKTxSEL allows selection between 5 ms and 10 ms for the blanking time applied to the current limitation fault detection each time a channel is activated.

The Remote sensor control register (RSCTRL) allows for interface channels to be switched on and off and for Sync Pulse control via SPI.

Channels can be switched on only if VSAT voltage is above a certain threshold (VSAT_OK). This condition is necessary only when microcontroller is requesting the activation of the channel (for example at power up or after the recovery from fault condition). If channel is already active and VSAT goes below this threshold the channel is NOT switched off.

The value of this threshold can be changed via SPI. Two configurations are possible (VSAT_OK_TH0 and VSAT_OK_TH1).

The remote sensor interface reports both data information and fault information in the Remote sensor data register (RSDRx).

The device accommodates for a total of 12 data registers (3 for each interface). Independent data registers are defined for each remote sensor interface.

In case asynchronous mode is selected for one interface only the first data register of the three is used.

If the device detects an error on the sensor interface, the MSB in RSDRx (FLTBIT) will be set to '1' and the following bits will be used to report the detected errors. Otherwise, the register will contain only data information. Detailed information on data and fault reporting are explained in the following sections.

When a fault condition is detected, the RSFLT bit of the global status word (GSW) is set to 1. Faults other than Short-to-ground and Over-temperature will only clear after read, not by the disabling of channel.

Data is cleared upon reading the RSDRx register.

8.1 PSI-5 mode

All channels are compliant to the PSI-5 v1.3 specification as described below:

- Two-wire current interface
- Manchester coded digital data transmission
- High data transmission speeds of 125 kbps and 189 kbps
- Variable data word length (8- and 10-bit only)
- 1-bit parity
- Asynchronous operating mode with 3 stage input data buffers
- Synchronous operating mode with 3 time slots

An example of the data format for one possible PSI-5 protocol configuration is shown below. Data size and the error checking may vary, but the presence of 2 sync start bits (referenced below as sync bits) and 2 TGap time is consistent regardless.

GADG0903181523PS

8.1.1 Functional description

The remote sensor interface block provides a hardware connection between the microcontroller and up to twelve remote sensors (maximum three per channel). Each channel is independent from the others, and is not influenced by possible fault conditions occurring on other channels, such as shortcircuits to ground or to vehicle battery. Each channel is supplied by a current limited DC voltage derived from VSAT pin, and monitors the current sunk from its supply in order to extract encoded data. The remote sensor modulates the current draw to transmit Manchester-encoded data back to the receiver. The current level detection threshold for all channels is internally computed by the IC in order to adapt the signal level to the sensors quiescent current.

All channels can be enabled or disabled independently via SPI commands. The operational status of all channels can also be read via SPI command. All channels support individual selective sync-pulse control to allow communication back to the remote sensor via sync-pulse voltage modulation as described in the PSI5 v1.3 specification.

In case asynchronous mode is selected for one interface the sync pulse is not generated (sync pulse control bit is don't care).

The message bits are encoded using a Manchester format, in which logic values are determined by a current transition in the middle of the bit time. When configured for PIS5 sensors each interface supports Manchester 2 encoding as shown in Figure 22. Manchester bit encoding.

Figure 22. Manchester bit encoding

To reject glitches on decoded signal that could compromise message decoding a deglitch filter is implemented after current transition detection. This means that a delay is present until the threshold crossing is detected by decoder. The filter time can be configured in 15 steps by PSI5FILT bits through the Remote Sensor Configuration Register and can be selected individually for each channel.

Each RSDRx register is updated after a certain delay (T_{WRITE_EN_DELAY}) from the end of relative sensor message. All the bits inside the register itself are simultaneously updated upon reception of the remote sensor message to prevent partial frame data from being sampled via the SPI interface. After the data for a given channel is read via the SPI interface, subsequent requests for data from this channel will result in an error response.The remote sensor interface is also able to detect faults occurring on the sensor interface. The remote sensor data register (RSDRx) will report multiple fault flags.

When the number of bits decoded is incorrect (either too many or too few), a bit error is indicated. When any bit error is detected (bit time, too many bits, too few bits), the decoder will revert to the minimum bit time of the selected range and the message is discarded.

Error bit INVALID is an OR-ed combination of the following errors:

- Start bit error outside of selected operating range
- Data length error or stop bit error
- Parity error of received remote sensor message
- Bit time error (a data bit edge is not received inside the expected time window)

Synchronous mode

The received message data is stored in input data registers that are read out by the microcontroller via the SPI interface. For PSI-5 synchronous mode, three data registers per channel are used to store remote sensor messages received during time slots 1, 2, and 3 respectively.

In case of a fault related to a channel, the fault bit is loaded in all the 3 time slot register and has the priority, so the fault overwrites valid data.

To allow the sampling synchronization of remote sensor data with the software in the microcontroller, the remote sensor interface block includes sync-pulse circuitry to signal initiation of sampling in the remote sensor. The syncpulse is output to the remote sensors in the form of an increased voltage level on the RSUx pins when sampling is to be conducted. The higher voltage level required for the sync-pulse is sourced from the VSYNC pin. Pulse shaping is used to limit the slew rate of the pulses to reduce EMI. Feedback protection is provided to prevent fault conditions on one channel from affecting the others during sync-pulse generation. The microcontroller schedules the activation of the sync pulses to the four channels by providing a periodic signal to the SATSYNC pin. When a rising edge is detected on SATSYNC pin, the remote sensor interface block outputs sync pulses on output channels RSUx in sequence to reduce the average current inrush to the remote sensors as shown in [Figure 23. Remote sensor synchronization pulses.](#page-83-0) The voltage source in the remote sensor interface block can source and sink current and is used to discharge the bus capacitance at the end of the sync pulse. The pull down device used to sink current is current limited.

Figure 23. Remote sensor synchronization pulses

GADG0903181545PS

To guarantee sync pulse shaping and minimum sync pulse amplitude (V_{t2}) there are constraints on the minimum delta voltage between VSYNC and VSAT supplies.

For VSYNC supply large enough (VSYNC ≥ VRSUbase + 4.8 V), the interface regulate the sync pulse (regulation mode) and V_{t2} amplitude is guaranteed.

For VSYNC supply lower, the sync pulse amplitude is limited by the drop across the FET RDSon so designer shall consider a lower amplitude for it.

In case L9679E IC is supplied directly by the SB1 system chip, the worst case in terms of delta between VSYNC and VSAT can be considered equal to 4.2 V. In this case the min V $_{\rm t2}$ that the IC is able to guarantee is indicated by parameter V_{t2_low} .

GADG1203180733PS

L9679E supports three time slots in a sync period with associated RSDRx registers. The messages received within one sync period are routed to the corresponding RSDRx register associated to each time slot. A time slot control is performed to check if the incoming messages fall within the valid time slots reported in [Table 34. PSI-5](#page-109-0) [Satellite Transceiver - AC Specifications](#page-109-0) and sketched in Figure 25. PSI5 Slot Timing Control. If the end of the received message occurs outside a valid time slot, a SLOT_ERROR fault will be detected and stored in the related RSDRx register. Slot error assignment is described in Figure 25. PSI5 Slot Timing Control. For instance, if the end of second message falls before expected valid time window the error slot 1 is asserted and then also the data received with the first message is lost. If two messages end within the same slot, the second message will be assigned to that slot, regardless of its validity. The time slot control can be disabled by setting the TSxDIS bit in the RSCRx register.

GADG1203180749PS

Asynchronous mode

For PSI-5 asynchronous mode, three data registers per channel are used to store a maximum of three remote sensor messages.

In this way the frequency of SPI access of the microcontroller to read data can be reduced assuming that during each phase of data reading the microcontroller is able to send consecutive SPI frames to read all accumulated data.

This data buffer works as a FIFO, so the microcontroller reads always the oldest data message.

In case the microcontroller is not fast enough to read the three accumulated data, the IC will discard the oldest data when new data is incoming.

SPI access to read data is asynchronous respect to writing of data registers, so the IC has been designed to prevent data losses in case these two events occur at the same time.

There is only one SPI register address for each channel that the microcontroller has to read to get all the data. This address is the one related to slot1 in the equivalent synchronous mode.

Trying to read addresses related to slot2 and slot3 will respond with all zeros in READ[19:16] field of MISO_RS.

8.1.2 Sensor data integrity: LCID and CRC

Each RSDRx data register contains a Logical Channel ID which is a 4/2-bit field for remote sensors used to link the received data to the corresponding logical channel number.

In case of asynchronous mode, the two LSB of the LCID field are stuck to "00".

Each RSDRx register contains also a CRC bit field computed on the data packet for data integrity check. To satisfy functional safety requirements, the LCID, DATA and CRC bit fields propagate through the same data path as a single item to the SPI output.

The polynomial calculation implemented for PSI-5 data is described as in PSI-5 specification

 $q(x)=1+x+x^{3}$ with initialization value equal to "111".

These are the equations to calculate the CRC in combinatorial way:

CRC[2] = CRCext[0]+D[0]+D[1]+D[3]+D[6]+D[7]+D[8]+D[10]+D[13]+D[14]+D[15]

CRC[1] = CRCext[2]+D[0]+D[1]+D[2]+D[4]+D[7]+D[8]+D[9]+D[11]+D[14]+D[15]+D[16]

CRC[0] = CRCext[1]+CRCext[0]+D[0]+D[2]+D[5]+D[6]+D[7]+D[9]+D[12]+D[13]+D[14]+D[16]

Where D[16:0]= RSDR[16:0] and CRCext[n] are the starting seed values (all '1').

8.1.3 Detailed description

Manchester decoding

The Manchester decoder will support remote sensor communication as per *PSI specification rev 1.3* for the modes configurable via the STS bits in the RSCRx registers. The Manchester decoder checks the duty-cycle and period of the start bits to determine their validity, depending on the configuration of the PERIOD_MEAS_DISABLE bit in the RSCRx registers. The expected time windows for the mid bit transitions of each subsequent bit within the received frame are determined by means of the internal oscillator time base. Glitches shorter than 25% of the minimum bit time duration are rejected.

A Manchester decoder error occurs if one or more of the following are true:

- Two valid start bits are detected, and at least one of the expected 13 mid-bit transitions are not detected;
- Two valid start bits are detected, and more than 13 mid-bit transitions are detected;
- When the number of bits decoded is incorrect (either too many or too few), a bit error is indicated. When any bit error is detected (bit time, too many bits, too few bits), the decoder will revert to the minimum bit time of the selected range and the message is discarded.

All errors are readable through the Sensor fault status register and the RSFLT bit in the Global status word register.

When a valid message is correctly decoded, the 10/8 data bits are stored into the appropriate RSDRx register together with the related LCID. The RSDRx register contains the 10/8 bits data as they are received from the sensor (no data range check/mask is done at this stage). The 8-bit data word is right-justified inside the 10-bit data field in the RSDRx registers.

Current sensor w/ auto-adjust trip current

The current sensor is responsible for translating the current drawn by the sensor into a digital state. Each remote sensor channel has a dedicated current sensor.

The current flowing through the RSU power stage is internally downscaled by a factor 100, sent to a 10 bits A/D converter and digitally processed to extract both the sensor quiescent and delta currents.

The delta current threshold for signal detection is auto-adjusted to the actual calculated sensor delta current.

The current trip point is dynamically determined by adding the delta current threshold (auto-adjusted) to the quiescent current (auto-adjusted). The RSU current is compared against the current trip point to determine the current demodulator digital output. A logic '1' represents the sensor current above the current trip point. The current demodulator output is fed into the Manchester decoder.

Thanks to the quiescent and delta current tracking features the receiver is capable of automatically adapting to different nominal sensor currents and/or of being tolerant to sensor current drifts over lifetime.

Compared with other products of the same family (L9679 and L9680), L9679E follows only one approach to adjust base and delta current. This approach can be selected also in L9679 and L9680 by setting high the AVG/ SSDIS bit of RSCRx.

9 Remote sensor interface fault protection

9.1 Short-to-ground, current limit

Each output is shortcircuit-protected by an independent current limit. Should the output current level reach or exceed the $I_{\text{I IMTH}}$ for a time period greater than $T_{\text{II IMTH}}$ or the remote sensor interface the output stage is disabled. An internal up-down counter will count in 25 μs increment up to T_{ILIMTH}. The filter time is chosen in order to avoid false current limit detection for in-rush current that may happen at interface switch-on. When the output is turned off due to current limit, the appropriate fault code STG is set in the Remote sensor data register (RSDR). The fault timer latch is cleared when the sensor channel is first disabled and then re-enabled through the Remote sensor control register (RSCTRL). This fault condition does not interfere either with the normal operation of the IC, or with the operation of the other channels. When a sensor fault is detected, the RSFLT bit of the GSW is set indicating that a fault has occurred and can be decoded by addressing the RSDR register.

In order to fulfil the blanking time requirement at channel activation as per the PSI-5 specification, a dedicated masking time is applied to the current limitation fault detection each time a channel is activated.

9.2 Short-to-battery

All outputs are independently protected against a short-to-battery condition. Short-to-battery protection disconnects the channel from its supply rail to guarantee that no adverse condition occurs within the IC. The short-to-battery detection circuit has input offset voltage (10 mV, minimum) to prevent the output from disconnecting under an open circuit condition. A short-to-battery is detected when the output RSUx pin voltage increases above the VSAT or VSYNC (depending on operation) supply pin voltage for a T_{STBTH} time. An internal up-counter will count in 1.5 µs increment up to T_{STBTH} . The counter will be cleared if the short condition is not present for at least 1.5 μs. The channel in short-to-battery is not shut down by this condition. Other channels are not affected in case of short of one output pin. As in the case previously described, the STB fault code can be read from RSDR bits and any fault will set the RSFLT bit of the global status word register (GSW). The STB bit is cleared upon read or upon channel disabled via the SPI RSCTRL register.

9.3 Cross link

The device provides also the capability of a cross link check between outputs, in order to reveal conditions where two output channels are in short. This functionality is allowed by enabling one output channel, while asking for voltage measurement on any of the other ones.

9.4 Leakage-to-battery, sensor open

The sensor interface offers also open sensor detection. The auto-adjusting counter for remote sensor current sensing will drop to 0 in case the current flowing through the RSUx pin is lower than 2.5 mA typ. The OPENDET fault flag is asserted when the fault condition lasts for longer than the T_{FLT} OPEN RSU deglitch filter time. This fault flag can be read from the RSDR bits and any fault will set the RSFLT bit of the global status word register (GSW). The channel in this condition is not shut down. This fault bit is cleared upon read or upon channel disabled via the SPI RSCTRL register.

9.5 Leakage-to-ground

The sensor interface also offers the detection of a leakage-to-ground condition, which will possibly raise the sensor current higher than 42 mA typ. The CURRENT_HI fault flag is asserted when the fault condition lasts for longer than the $T_{FLT-LKG-RSU}$ deglitch filter time. This fault flag can be read from the RSDR bits and any fault will set the RSFLT bit of the global status word register (GSW). The channel in this condition is not shut down. This fault bit is cleared upon read or upon channel disabled via SPI RSCTRL register.

9.6 Thermal shutdown

Each output is protected by an independent over-temperature detection circuit. Should the remote sensor interface thermal protection be triggered, the output stage is disabled and a corresponding thermal fault is latched and reported through the RSTEMP flag in the Remote sensor data register (RSDRx). The thermal fault flag is cleared when the sensor channel is first disabled and then re-enabled through the Remote sensor configuration register (RSCRx).

10 System voltage diagnostics

L9679E has an integrated dedicated circuitry to provide diagnostic feedback and processing of several inputs. These inputs are addressed with an internal analog multiplexer and just one internal ADC and made available through the SPI digital interface with the diagnostics data commands. In order to avoid saturation of high-voltage internal signals, an internal voltage divider is used. The diagnostics circuitry is activated by four SPI diagnostics control commands (DIAGCTRLx); each of them can address all the available nodes to be monitored, except for what mentioned in [Table 14. Diagnostics control register \(DIAGCTRLx\).](#page-89-0)

The DIAGCTRLx SPI command bit fields are structured in the following way:

DIAGCTRL_A (ADDRESS HEX 3A)

DIAGCTRL_B (ADDRESS HEX 3B)

DIAGCTRL_C (ADDRESS HEX 3C)

DIAGCTRL_D (ADDRESS HEX 3D)

ADCREQ[A-D] bit fields, used to address the different measurements offered, are listed in [Table 14. Diagnostics](#page-89-0) [control register \(DIAGCTRLx\)](#page-89-0) for reference.

L9679E diagnostics is structured to take four automatic conversions at a time. In order to get four measurements, four different SPI commands have to be sent (DIAGCTRL_A, DIAGCTRL_B, DIAGCTRL_C and DIAGCTRL_D) in no particular order.

In case the voltage to be measured is not immediately available, the desired inputs for conversion have to be programmed by SPI in advance, to allow them to attain a stable voltage value. This case applies to the squib/ pyroswitch resistance measurement and diagnostics (refer to [Squib/Pyroswitch diagnostic with common SRx](#page-77-0) [connected loops\)](#page-77-0).

CONVRDY_0 bit in GSW is equal to (NEWDATA_A or NEWDATA_B), while CONVRDY_1 bit in GSW corresponds to (NEWDATA_C or NEWDATA_D).

Each NEWDATAx flag is asserted when conversion is finished and cleared when result is read out. However, the result is cleared only when a new result for that register is available.

When a new request is received, it is queued if other conversions are ongoing. The conversions are executed in the same order as their request arrived. The queue is 4 measures long so it is possible to send all 4 requests at the same time and then wait for the results. If a DIAGCTLRx command is received twice, the second conversion request will overwrite the previous one.

Requests are sent to the L9679E IC via the ADC measurement Registers (ADCREQx) as shown in Table 14. Diagnostics control register (DIAGCTRLx). All diagnostics results are available on the ADCRESx registers, when addressed by the related ADCREQx register (e.g. data requested by ADCREQA would be written to ADCRESA).

Table 14. Diagnostics control register (DIAGCTRLx)

L9679E

Proper scaling is necessary for various measurements. The divider ratios vary by measurement and are summarized by function in the table below.

Table 15. Diagnostics divider ratios

For measurements other than voltage (current, resistance, temperature etc.) the ranges are specified in the electrical parameters section of the relevant block.

10.1 Analog-to-digital algorithmic converter

The device hosts one integrated 10-bit analog-to-digital converter, running at a clock frequency of 16 MHz. The ADC output is processed by a D-to-D converter with the following functions:

- Use of trimming bits to recover additional gain error due to resistor dividers mismatch;
- Digital low-pass filtering:
- Conversion from 12 to 10 bits.

10-bit data is filtered inside the digital section. The number of samples that are filtered varies depending on the chosen conversion. As [SYS_CFG](#page-27-0), the number of used samples in converting DC sensor, squib/pyroswitch or temperature measurements defaults to 8. The number of samples for all other measurements defaults to 4. The sample number can be configured by accessing the SYS_CFG register. After low pass filter, the residual total error is ±4 LSB. This error figure applies to the case of an ideal reference voltage: the spread of reference voltage causes a proportional error in the conversion output. The reference voltage of the ADC is set to 2.5 V.

The conversion time is comprised of several factors: the number of measurements loaded into the queue, the number of samples taken for any one measurement, and the various settling times. An example of conversion time calculation for a full ADC request queue is reported in Figure 26. ADC conversion time. The timings reported in the figure below are nominal ones, min/max values can be obtained by considering the internal oscillator frequency variation reported in the DC characteristics section.

Figure 26. ADC conversion time

Pre-AD C: I nitial ADC Settling Time = 4.81 µs

S: # of Samples (default = 4 for voltage only measurements)

IQ: Intra-Queue Settling Time = 3.5 µs T_SC: Single Sample Conversion Time = 2.25 µs

Post-ADC: Final ADC Settling Time = 3.44 µs

GADG1203181038PS

11 Temperature sensor

The L9679E provides an internal analog temperature sensor. The sensor is aimed at having a reference for the average junction temperature on the silicon surface. The sensor is placed far away from power dissipating stages and squib/pyroswitch deployment drivers. The output of the temperature sensor is available via SPI through ADC conversion, as shown in [Table 14. Diagnostics control register \(DIAGCTRLx\).](#page-89-0) The formula to calculate temperature from ADC reading is the following one:

 $T({}^{\circ}C) = 180 - \left\{ \left(\frac{220}{1.652} \right) \times \left[\left(\frac{ADC_{REF}}{2^{ADC_{RES}}} \right) \right\} \right\}$ $\overline{Q^{ADC}F_{RES}}$ × DIAGCTRLn(ADCRESn) – 0.739 $\}$ @DIAGCTRLn(ADCREQn) = 0 A_{hex}

All parametric requirements for this block can be found in specification tables.

12 Applications

The main applications for this IC are two:

- as user configurable airbag IC;
- as pyro fuse manager IC.

12.1 Application circuit

Figure 27. Application circuit

12.2 Bill of materials

The following table summarizes the suggested BOM valid for both applications.

Table 16. Bill of materials

13 Electrical characteristics

The GNDA pin is used as ground reference for the voltage measurements performed within the device, unless otherwise stated.

All tables or parameters declared "Design Info" are not tested during production testing.

13.1 Operating supply range

All electrical characteristics are valid for the following conditions unless otherwise noted: -40 °C ≤ T_{amb} ≤ +105 °C

Table 17. Operating supply range

Table 18. Open ground detection DC specifications

Table 19. Open ground detection AC specifications

13.2 Internal analog reference

All electrical characteristics are valid for the following conditions unless otherwise noted:

 -40 °C \leq T_{amb} \leq +105 °C

 $V_{\text{SAT_OFF(min)}} \leq V_{\text{SAT}} \leq V_{\text{SAT(max)}}$

Table 20. Internal analog reference

13.3 Internal regulators

All electrical characteristics are valid for the following conditions unless otherwise noted:

-40 °C ≤ T_{amb} ≤ +105 °C

 $V_{\text{SAT_ON(max)}} \leq V_{\text{SAT}} \leq V_{\text{SAT(max)}}$

Table 21. Internal regulator DC specifications

Table 22. Internal regulators AC specifications

13.4 Oscillators

All electrical characteristics are valid for the following conditions unless otherwise noted:

-40 °C \leq T_{amb} \leq +105 °C

 $V_{\text{SAT_ON(max)}} \leq V_{\text{SAT}} \leq V_{\text{SAT(max)}}$

13.5 Reset

ST

All electrical characteristics are valid for the following conditions unless otherwise noted:

-40 °C ≤ T_{amb} ≤ +105 °C

 $V_{\text{SAT ON(max)}} \leq V_{\text{SAT}} \leq V_{\text{SAT(max)}}$

Table 24. Reset Specifications

13.6 SPI interface

All electrical characteristics are valid for both Global and Remote Sensor SPI and for the following conditions unless otherwise noted:

-40 °C ≤ T_{amb} ≤ +105 °C

 $V_{SAT_ON(max)} \leq V_{SAT} \leq V_{SAT(max)}$

 $V_{CCx(min)} \leq V_{CCx} \leq V_{CCx(max)}$

 V_{CC} = 3.3 V or 5 V

Table 25. Global and remote sensor SPI DC specifications

Table 26. SPI AC specifications

Note: All timings are shown with respect to 10% and 90% of the actual delivered VCC voltage.

Figure 28. SPI timing diagram

13.7 Deployment drivers

All electrical characteristics are valid for the following conditions unless otherwise noted:

-40 °C \leq T_{amb} \leq +105 °C

 $V_{\text{SAT_ON(max)}} \leq V_{\text{SAT}} \leq V_{\text{SAT(max)}}$ 6 V ≤ SSxy ≤ 35 V $SSxy - SFx \leq 25$ V

Table 27. Deployment drivers – DC specifications

1. In case of an unsupplied device and shorted deployment pins (e.g. to battery voltage), the dynamic reverse current through the high side power stage depends on CSSxy.

2. see [LDEPL calculation](#page-103-0)

LDEPL calculation

LDEPL could be calculated in the following way:

- Non-Clock Spring Loops L_{DEPL} (max) = L_{Wire} (10m × 2) + L_{EMI} = (3.6µH/m × 10m) + 7.7µH = 43.7µH
- Clock Spring Loops $L_{Wire}(\frac{3m \times 2}{1} + 2 \times L_{CSx} + L_{EMI} - (2 \times k_{L_Cx} \times \sqrt{(L_{CS1} \times L_{CS2})}) = (3.6 \mu H/m \times 3m) + (2 \times 42.9 \mu H/m)$ $+ 7.7 \mu$ H – (2 × 0.739 × 42.9μH) = 40.9μH
- Clock Spring Loops with short to ground L_{DEPL} (max) = L_{Wire} (3m) + L_{CSx} + L_{EMI} = (1.8µH/m × 3m) + 49.2µH + 7.7µH = 56µH

Figure 29. Deployment drivers diagram

Table 28. Deployment Drivers – AC Specifications

13.8 Deployment driver diagnostic

13.8.1 Squib/Pyroswitch resistance measurement

All electrical characteristics are valid for the following conditions unless otherwise noted: -40 °C ≤ T_{amb} ≤ +105 °C $V_{\text{SAT_ON(max)}} \leq V_{\text{SAT}} \leq V_{\text{SAT(max)}}$

6 V ≤ SSxy ≤ 35 V

 $7 V \leq V_{\text{SYNC}} \leq 35 V$

Table 29. Deployment drivers diagnostics - squib/pyroswitch resistance measurement

13.8.2 Squib/Pyroswitch leakage test (VRCM)

All electrical characteristics are valid for the following conditions unless otherwise noted:

-40 °C ≤ T_{amb} ≤ +105 °C

 $V_{\text{SAT_ON(max)}} \leq V_{\text{SAT}} \leq V_{\text{SAT(max)}}$

Table 30. Squib/Pyroswitch leakage test (VRCM)

13.8.3 High/low-side FET test

All electrical characteristics are valid for the following conditions unless otherwise noted:

-40 °C \leq T_{amb} \leq +105 °C

 $V_{\text{SAT_ON(max)}} \leq V_{\text{SAT}} \leq V_{\text{SAT(max)}}$

6 V ≤ SSxy ≤ 35 V

 $7 V \leq V_{\text{SYNC}} \leq 35 V$

Table 31. High/low-side FET test

13.8.4 Deployment timer test

All electrical characteristics are valid for the following conditions unless otherwise noted:

-40 °C ≤ T_{amb} ≤ +105 °C

 $V_{\text{SAT_ON(max)}} \leq V_{\text{SAT}} \leq V_{\text{SAT(max)}}$

Table 32. Deployment timer test - AC specifications

13.9 Remote sensor interface

All electrical characteristics are valid for the following conditions unless otherwise noted: -40 °C \leq T_{amb} \leq +105 °C $V_{\text{SAT ON(max)}} \leq V_{\text{SAT}} \leq V_{\text{SAT(max)}}$ $V_{VSAT}(min) \leq VSAT$ VVSYNC(min) ≤ VVSYNC

13.9.1 PSI-5 interface

Table 33. PSI-5 satellite transceiver - DC specifications

Table 34. PSI-5 Satellite Transceiver - AC Specifications

L9679E

Electrical characteristics

L9679E Electrical characteristics

13.10 Arming interface

ST

All electrical characteristics are valid for the following conditions unless otherwise noted: -40 °C ≤ T_{amb} ≤ +105 °C $V_{\text{SAT ON(max)}} \leq V_{\text{SAT}} \leq V_{\text{SAT(max)}}$

 $V_{CCx}(min) \leq V_{CCx} \leq V_{CCx}(max)$

 V_{CC} = 3.3 V or 5 V

Table 35. Arming interface – DC specifications

13.11 Analog-to-digital converter

All electrical characteristics are valid for the following conditions unless otherwise noted:

-40 °C ≤ T_{amb} ≤ +105 °C

 $V_{\text{SAT ON(max)}} \leq V_{\text{SAT}} \leq 17.5 \text{ V}$

Table 36. Analog-to-digital converter

1. LSB = (2.5 V / 1024) = 2.44 mV

13.12 Voltage diagnostics (Analog MUX)

All electrical characteristics are valid for the following conditions unless otherwise noted: -40 °C \leq T_{amb} \leq +105 °C

 $V_{\text{SAT ON(max)}} \leq V_{\text{SAT}} \leq 17.5 \text{ V}$

Table 37. Voltage diagnostics (Analog MUX)

13.13 Temperature sensor

All electrical characteristics are valid for the following conditions unless otherwise noted:

-40 °C ≤ T_{amb} ≤ +105 °C

 $V_{\text{SAT ON(max)}} \leq V_{\text{SAT}} \leq 17.5 \text{ V}$

Table 38. Temperature sensor specifications

14 Package information

In order to meet environmental requirements, ST offers these devices in different grades of [ECOPACK](https://www.st.com/ecopack) packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions and product status are available at: [www.st.com.](http://www.st.com) ECOPACK is an ST trademark.

14.1 TQFP48 (7x7x1 mm exp. pad down 5.0x5.0) package information

Figure 30. TQFP48 (7x7x1 mm exp. pad down 5.0x5.0) package outline

Table 39. TQFP48 (7x7x1 mm exp. pad down 5.0x5.0) package mechanical data

Notes:

- 1. Dimensioning and tolerancing schemes conform to ASME Y14.5M-1994.
- 2. The top package body size may be smaller than the bottom package size up to 0.15 mm.
- 3. Datum A-B and D to be determined at datum plane H.
- 4. To be determined at seating datum plane C.
- 5. Dimensions D1 and E1 do not include mold flash or protrusions. Allowable mold flash or protrusions is "0.25 mm" per side. D1 and E1 are maximum plastic body size dimensions including mold mismatch.
- 6. Details of pin 1 identifier are optional but must be located within the zone indicated.
- 7. All dimensions are in millimeters.

- 8. No intrusion allowed inwards the leads.
- 9. Dimension "b" does not include dambar protrusion. Allowable dambar protrusion shall not cause the lead width to exceed the maximum "b" dimension by more than 0.08 mm. Dambar cannot be located on the lower radius or the foot. Minimum space between protrusion and an adjacent lead is 0.07 mm for 0.4 mm and 0.5 mm pitch packages.
- 10. Exact shape of each corner is optional.
- 11. These dimensions apply to the flat section of the lead between 0.10 mm and 0.25 mm from the lead tip.
- 12. A1 is defined as the distance from the seating plane to the lowest point on the package body.
- 13. Dimensions D2 and E2 show the maximum exposed metal area on the package surface where the exposed pad is located (if present). It includes all metal protrusions from exposed pad itself.
- 14. Dimensions D3 and E3 show the minimum solderable area, defined as the portion of exposed pad which is guaranteed to be free from resin flashes/bleeds, bordered by internal edge of inner groove.
- 15. The optional exposed pad is generally coincident with the top or bottom side of the package and not allowed to protrude beyond that surface.
- 16. "N" is the number of terminal positions for the specified body size.

14.2 TQFP48 (7x7x1 mm exp. pad down) marking information

Figure 31. TQFP48 (7x7x1 mm exp. pad down) marking information

GADG0203180918PS

Parts marked as 'ES' are not yet qualified and therefore not approved for use in production. ST is not responsible for any consequences resulting from such use. In no event will ST be liable for the customer using any of these engineering samples in production. ST's Quality department must be contacted prior to any decision to use these engineering samples to run a qualification activity.

Revision history

Table 40. Document revision history

Contents

 $\overline{7}$

List of tables

List of figures

IMPORTANT NOTICE – READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgment.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, refer to [www.st.com/trademarks.](http://www.st.com/trademarks) All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2024 STMicroelectronics – All rights reserved