SDAS276 - DECEMBER 1994


- Internal Look-Ahead Circuitry for Fast Counting
- Carry Output for n-Bit Cascading
- Synchronous Counting
- Synchronously Programmable
- Package Options Include Plastic Small-Outline (D) Packages, Ceramic Chip Carriers (FK), and Standard Plastic (N) and Ceramic (J) 300-mil DIPs

#### description


These synchronous, presettable, 4-bit decade and binary counters feature an internal carry look-ahead circuitry for application in high-speed counting designs. The SN54ALS162B is a 4-bit decade counter. The ALS161B, ALS163B, AS161, and AS163 are 4-bit binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincidentally with each other when instructed by the count-enable (ENP, ENT) inputs and internal gating. This mode of operation eliminates the output counting spikes normally associated with asynchronous (ripple-clock) counters. A buffered clock (CLK) input triggers the four flip-flops on the rising (positive-going) edge of the clock input waveform.

These counters are fully programmable; they may be preset to any number between 0 and 9 or 15. Because presetting is synchronous, setting up a low level at the load (LOAD) input disables the counter and causes the outputs to agree with the setup data after the next clock pulse, regardless of the levels of the enable inputs.

SN54ALS161B, SN54ALS162B, SN54ALS163B, SN54AS161, SN54AS163 . . . J PACKAGE SN74ALS161B, SN74ALS163B, SN74AS161, SN74AS163 . . . D OR N PACKAGE (TOP VIEW)



SN54ALS161B, SN54ALS162B, SN54ALS163B, SN54AS161, SN54AS163 . . . FK PACKAGE (TOP VIEW)



NC - No internal connection

The clear function for the ALS161B and AS161 is asynchronous. A low level at the clear ( $\overline{\text{CLR}}$ ) input sets all four of the flip-flop outputs low, regardless of the levels of the CLK,  $\overline{\text{LOAD}}$ , or enable inputs. The clear function for the SN54ALS162B, ALS163B, and AS163 is synchronous, and a low level at  $\overline{\text{CLR}}$  sets all four of the flip-flop outputs low after the next clock pulse, regardless of the levels of the enable inputs. This synchronous clear allows the count length to be modified easily by decoding the Q outputs for the maximum count desired. The active-low output of the gate used for decoding is connected to  $\overline{\text{CLR}}$  to synchronously clear the counter to 0000 (LLLL).

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous applications without additional gating. ENP and ENT inputs and a ripple-carry (RCO) output are instrumental in accomplishing this function. Both ENP and ENT must be high to count, and ENT is fed forward to enable RCO. RCO, thus enabled, produces a high-level pulse while the count is maximum (9 or 15 with  $Q_A$  high). The high-level overflow ripple-carry pulse can be used to enable successive cascaded stages. Transitions at ENP or ENT are allowed, regardless of the level of CLK.




SDAS276 - DECEMBER 1994

#### description (continued)


These counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, or  $\overline{\text{LOAD}}$ ) that modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) is dictated solely by the conditions meeting the stable setup and hold times.

The SN54ALS161B, SN54ALS162B, SN54ALS163B, SN54AS161, and SN54AS163 are characterized for operation over the full military temperature range of -55°C to 125°C. The SN74ALS161B, SN74ALS163B, SN74AS161, and SN74AS163 are characterized for operation from 0°C to 70°C.

#### logic symbolst




# SN54ALS162B DECADE COUNTER WITH SYNCHRONOUS CLEAR



<sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for the D, J, and N packages.




#### logic diagram (positive logic)



Pin numbers shown are for the J package.



#### logic diagram (positive logic)



Pin numbers shown are for the D, J, and N packages. ALS161B and AS161 synchronous binary counters are similar; however,  $\overline{\text{CLR}}$  is asynchronous.




#### typical clear, preset, count, and inhibit sequences

#### SN54ALS162B

The following sequence is illustrated below:

- 1. Clear outputs to zero (SN54ALS162B is synchronous)
- 2. Preset to BCD 7
- 3. Count to 8, 9, 0, 1, 2, and 3
- 4. Inhibit




#### typical clear, preset, count, and inhibit sequences

#### ALS161B, AS161, ALS163B, and AS163

The following sequence is illustrated below:

- 1. Clear outputs to zero (ALS161B and AS161 are asynchronous; ALS163B and AS163 are synchronous.)
- 2. Preset to binary 12
- 3. Count to 13, 14, 15, 0, 1, and 2
- 4. Inhibit





SDAS276 - DECEMBER 1994

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Supply voltage, V <sub>CC</sub>		7 \
Input voltage, V <sub>I</sub>		7 \
Operating free-air temperature range, TA:	SN54ALS161B, SN54ALS162B,	
	SN54ALS163B	–55°C to 125°C
	SN74ALS161B, SN74ALS163B	0°C to 70°C
Storage temperature range		_65°C to 150°C

#### recommended operating conditions

				SNS	54ALS16 54ALS16 54ALS16	2B		74ALS16 74ALS16		UNIT
				MIN	NOM	MAX	MIN	NOM	MAX 5.5 0.8 -0.4 8 40	
۷ <sub>CC</sub>	Supply voltage			4.5	5	5.5	4.5	5	5.5	٧
$V_{IH}$	High-level input vol	tage		2			2			V
$V_{IL}$	Low-level input vol	tage				0.7			0.8	٧
IOH	High-level output c	High-level output current				-0.4			-0.4	mA
loL	Low-level output current					4			8	mA
fclock	Clock frequency			0		22	0		40	MHz
	Pulse duration	CLR high or low	ow				12.5			
t <sub>w</sub>	Pulse duration	ALS161B	CLR low	20			15			ns
		A, B, C, D	A, B, C, D				15			
		LOAD		20			15			
		ALS161B	END ENT	25			15			
t <sub>su</sub>	Setup time before CLK↑	SN54ALS162B, ALS163B	ENP, ENT	20			15			ns
	Delote OLIC	ALS161B	CLR inactive	10			10			
		CNEAN CACOD ALCACOD	CLR low	20			15			
	SN54ALS162B, ALS163B	CLR high	20			10				
th	Hold time, all synch	nronous inputs after CLK↑	-	0			0			ns
TA	Operating free-air t	emperature		-55		125	0		70	°C

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

SDAS276 - DECEMBER 1994

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS		SN54ALS161B SN54ALS162B SN54ALS163B			SN74ALS161B SN74ALS163B			UNIT
			MIN	TYP†	MAX	MIN	TYP	MAX	
V <sub>IK</sub>	$V_{CC} = 4.5 V$ ,	l <sub>l</sub> = −18 mA			-1.5			-1.5	٧
V <sub>ОН</sub>	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V <sub>CC</sub> -2	2		V <sub>CC</sub> -2	2		٧
Val	V <sub>CC</sub> = 4.5 V	$I_{OL} = 4 \text{ mA}$		0.25	0.4		0.25	0.4	] <sub>v</sub> ]
V <sub>OL</sub>		I <sub>OL</sub> = 8 mA					0.35	0.5	V
lį	$V_{CC} = 5.5 \text{ V},$	V <sub>I</sub> = 7 V			0.1			0.1	mA
IH	$V_{CC} = 5.5 V,$	$V_{ } = 2.7 V$			20			20	μΑ
Iμ	$V_{CC} = 5.5 V$ ,	V <sub>I</sub> = 0.4 V			-0.2			-0.2	mA
10‡	$V_{CC} = 5.5 V$ ,	V <sub>O</sub> = 2.25 V	-20		-112	-30		-112	mA
Icc	V <sub>CC</sub> = 5.5 V	-		12	21		12	21	mA

 $<sup>\</sup>uparrow$  All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

#### switching characteristics (see Figure 3)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>C</sub> C <sub>l</sub> R <sub>l</sub> T <sub>A</sub>	UNIT			
	, ,	, ,	SN54AL	S161B	SN74AL	S161B	
			MIN	MAX	MIN	MAX	
f <sub>max</sub>			22		40		MHz
<sup>t</sup> PLH	CLK	RCO	5	34	5	20	ns
<sup>t</sup> PHL	OLK	NOO	5	27	5	20	115
<sup>t</sup> PLH	CLK	Any Q	4	19	4	15	ns
<sup>t</sup> PHL	OLK	Ally Q	6	25	6	20	118
<sup>t</sup> PLH	ENT	RCO	3	18	3	13	
<sup>t</sup> PHL	ENT	noO	3	17	3	13	ns
to a	CLB	Any Q	8	27	8	24	ne
<sup>†</sup> PHL	CLR	RCO	11	32	11	23	ns

<sup>§</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



<sup>‡</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, IOS.

SDAS276 - DECEMBER 1994

#### switching characteristics (see Figure 3)

PARAMETER	FROM	то	V <sub>C</sub> C <sub>L</sub> R <sub>L</sub>	UNIT			
	(INPUT)	(OUTPUT)	SN54ALS162B SN54ALS163B		SN74ALS163B		
			MIN	MAX	MIN	MAX	
fmax			35		40		MHz
<sup>t</sup> PLH	CLK	RCO	5	25	5	20	ns
<sup>t</sup> PHL	OLK	Noo	5	25	5	20	115
t <sub>PLH</sub>	CLK	Any Q	4	18	4	15	ns
<sup>†</sup> PHL	CLK	Ally Q	6	25	6	20	115
tPLH	ENT	RCO	3	16	3	13	ne
tPHL the term of t		noo	3	16	3	13	ns

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted) ‡

Supply voltage, V <sub>CC</sub>	7 V
Input voltage, V <sub>I</sub>	7 V
Operating free-air temperature range, T <sub>A</sub> : SN54AS161, SN54AS163	-55°C to 125°C
SN74AS161, SN74AS163	0°C to 70°C
Storage temperature range	-65°C to 150°C

<sup>‡</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

				I	N54AS16			174AS16 174AS16		UNIT	
				MIN	NOM	MAX	MIN	NOM			
Vcc	Supply voltage			4.5	5	5.5	4.5	5	5.5	V	
V <sub>IH</sub>	High-level input vol	High-level input voltage					2			٧	
VIL	Low-level input volt	Low-level input voltage				0.8			0.8	V	
IОН	High-level output c	High-level output current				-2			-2	mA	
loL	Low-level output cu	Low-level output current				20			20	mA	
fclock*	Clock frequency			0		65	0		75	MHz	
. *	Pulse duration	CLR high or low	ı	7.7			6.7				
t <sub>w</sub> *		AS161	CLR low	10			8			ns	
		A, B, C, D		10			8				
		LOAD		10			8				
	Setup time	ENP, ENT		10			8				
t <sub>su</sub> *	before CLK↑	AS161	CLR inactive	10			8			ns	
		40400	CLR low	14			12				
		AS163	CLR high (inactive)	10			9				
t <sub>h</sub> *	Hold time, all synch	nronous inputs after	CLK1	2			0			ns	
TA	Operating free-air t	emperature		-55		125	0		70	°C	

<sup>\*</sup> On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.



SDAS276 - DECEMBER 1994

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CO	TEST CONDITIONS		SN54AS161 SN54AS163			SN74AS161 SN74AS163		
				MIN	TYP	MAX	MIN	TYPT	MAX	
$v_{iK}$		V <sub>CC</sub> = 4.5 V,	l <sub>l</sub> = −18 mA			-1.2			-1.2	٧
VOH		V <sub>CC</sub> = 4.5 V to 5.5 V,	I <sub>OH</sub> = −2 mA	V <sub>CC</sub> -2	!		V <sub>CC</sub> -2	!		٧
$v_{OL}$		$V_{CC} = 4.5 V,$	$I_{OL} = 20 \text{ mA}$		0.25	0.5		0.25	0.5	٧
	LOAD					0.3			0.3	
Ιį	ENT	$V_{CC} = 5.5 V$ ,	$V_I = 7 V$			0.2			0.2	mA
·   	All others					0.1			0.1	
	LOAD					60			60	
۱н	ENT	$V_{CC} = 5.5 V$ ,	$V_{ } = 2.7 V$			40			40	μΑ
	All others	7				20			AS163  PT MAX  -1.2  .25 0.5  0.3  0.2  0.1  60  40  20  -1.5  -1  -0.5  -112	
	LOAD					-1.5			-1.5	
IJL	ENT	$V_{CC} = 5.5 V$ ,	$V_{ } = 0.4 V$			-1			-1	mA
	All others	7				-0.5			-0.5	
10 <sup>‡</sup>		V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	-30		-112	-30		-112	mA
ICC		V <sub>CC</sub> = 5.5 V			35	53		35	53	mA

<sup>&</sup>lt;sup>†</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

#### switching characteristics (see Figure 3)

PARAMETER	FROM (INPUT)	ТО (ОИТРИТ)	V <sub>C</sub> C <sub>L</sub> R <sub>L</sub> T <sub>A</sub>	UNIT			
		, ,	SN54A	\S161	SN74A	S161	
			MIN	MAX	MIN	MAX	
f <sub>max</sub> *			65		75		MHz
t	CLK	RCO (with LOAD high)	1	8.5	1	8	ns
<sup>t</sup> PLH		RCO (with LOAD low)	3	17.5	3	16.5	
<sup>t</sup> PHL		RCO	2	14	2	12.5	
tPLH	CLK	Any Q	1	7.5	1	7	ns
<sup>t</sup> PHL	OLK	Ally Q	2	14	2	13	115
t <sub>PLH</sub>	ENT	RCO	1.5	10	1.5	9	ns
<sup>†</sup> PHL	ENT	noo	1	9.5	1	8.5	115
tou	CLB	Any Q	2	14	2	13	ne
<sup>†</sup> PHL	CLR	RCO	2	14	2	12.5	ns

<sup>\*</sup> On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.



<sup>&</sup>lt;sup>‡</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los.

<sup>§</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

SDAS276 - DECEMBER 1994

#### switching characteristics (see Figure 3)

PARAMETER	FROM (INPUT)	то (оитрит)		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ N} \\ C_L = 50 \text{ pF,} \\ R_L = 500 \Omega, \\ T_A = \text{MIN to MAX}^{\dagger} \\ \text{SN54AS163} \qquad \text{SN74A}.$			UNIT
			MIN	MAX	MIN	MAX	
f <sub>max</sub> *			65		75		MHz
4	CLK	RCO (with LOAD high)	1	8.5	1	8	
<sup>†</sup> PLH		RCO (with LOAD low)	3	17.5	3	16.5	ns
<sup>t</sup> PHL		RCO	2	14	2	12.5	
t <sub>PLH</sub>	CLK	AmicO	1	7.5	1	7	
<sup>†</sup> PHL	OLK	Any Q	2	14	2	13	ns
t <sub>PLH</sub>	ENIT	RCO	1.5	10	1.5	9	no
<sup>†</sup> PHL	ENT	REO	1	9.5	1	8.5	ns


<sup>\*</sup> On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

#### APPLICATION INFORMATION


#### n-bit synchronous counters

This application demonstrates how the ripple-mode carry circuit (see Figure 1) and the carry-look-ahead circuit (see Figure 2) can be used to implement a high-speed n-bit counter. The SN54ALS162B counts in BCD. The ALS161B, AS161, ALS163B, and AS163 count in binary. When additional stages are added, the f<sub>max</sub> decreases in Figure 1, but remains unchanged in Figure 2.



 $f_{max} = 1/(CLK \text{ to RCO tp}_{LH}) + (ENT \text{ to RCO tp}_{LH}) (N-2) + (ENT t_{SU})$ 

Figure 1. Ripple-Mode Carry Circuit




To More Significant Stages

 $f_{max} = 1/(CLK \text{ to RCO } t_{PLH}) + (ENP t_{SU})$ 

Figure 2. Carry-Look-Ahead Circuit



# PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



NOTES: A. C<sub>L</sub> includes probe and jig capacitance.

- B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
- C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
- D. All input pulses have the following characteristics: PRR  $\leq$  1 MHz,  $t_r = t_f = 2$  ns, duty cycle = 50%.
- E. The outputs are measured one at a time with one transition per measurement.

Figure 3. Load Circuits and Voltage Waveforms



#### IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright @ 1997, Texas Instruments Incorporated