

SN54LVT652, SN74LVT652

3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS141E - MAY 1992 - REVISED JULY 1995

- State-of-the-Art Advanced BiCMOS Technology (ABT) Design for 3.3-V Operation and Low-Static Power Dissipation
- Support Mixed-Mode Signal Operation (5-V Input and Output Voltages With 3.3-V V_{CC})
- Support Unregulated Battery Operation Down to 2.7 V
- Typical V_{OLP} (Output Ground Bounce) < 0.8 V at $V_{CC} = 3.3$ V, $T_A = 25^\circ\text{C}$
- ESD Protection Exceeds 2000 V Per MIL-STD-883C, Method 3015; Exceeds 200 V Using Machine Model ($C = 200$ pF, $R = 0$)
- Latch-Up Performance Exceeds 500 mA Per JEDEC Standard JESD-17
- Bus-Hold Data Inputs Eliminate the Need for External Pullup Resistors
- Support Live Insertion
- Package Options Include Plastic Small-Outline (DW), Shrink Small-Outline (DB), and Thin Shrink Small-Outline (PW) Packages, Ceramic Chip Carriers (FK), and Ceramic (JT) DIPs


description

These bus transceivers and registers are designed specifically for low-voltage (3.3-V) V_{CC} operation, but with the capability to provide a TTL interface to a 5-V system environment.


The 'LVT652 consist of bus transceiver circuits, D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the data bus or from the internal storage registers.

Output-enable (OEAB and $\overline{\text{OEBA}}$) inputs are provided to control the transceiver functions. Select-control (SAB and SBA) inputs are provided to select whether real-time or stored data is transferred. The circuitry used for select control eliminates the typical decoding glitch that occurs in a multiplexer during the transition between real-time and stored data. A low input selects real-time data and a high input selects stored data. Figure 1 illustrates the four fundamental bus-management functions that can be performed with the 'LVT652.

SN54LVT652 . . . JT PACKAGE
SN74LVT652 . . . DB, DW, OR PW PACKAGE
(TOP VIEW)



SN54LVT652 . . . FK PACKAGE
(TOP VIEW)



NC - No internal connection



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

UNLESS OTHERWISE NOTED this document contains PRODUCTION DATA information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

Copyright © 1995, Texas Instruments Incorporated

SN54LVT652, SN74LVT652

3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS141E – MAY 1992 – REVISED JULY 1995

description (continued)

Data on the A or B data bus, or both, can be stored in the internal D-type flip-flops by low-to-high transitions at the appropriate clock (CLKAB or CLKBA) inputs regardless of the select- or enable-control pins. When SAB and SBA are in the real-time transfer mode, it is possible to store data without using the internal D-type flip-flops by simultaneously enabling OEAB and OEBA. In this configuration, each output reinforces its input; therefore, when all other data sources to the two sets of bus lines are at high impedance, each set of bus lines remains at its last state.

Active bus-hold circuitry is provided to hold unused or floating data inputs at a valid logic level.

To ensure the high-impedance state during power up or power down, OE should be tied to V_{CC} through a pullup resistor; the minimum value of the resistor is determined by the current-sinking capability of the driver. OE should be tied to GND through a pulldown resistor; the minimum value of the resistor is determined by the current-sourcing capability of the driver.

The SN74LVT652 is available in TI's shrink small-outline package (DB), which provides the same I/O pin count and functionality of standard small-outline packages in less than half the printed-circuit-board area.

The SN54LVT652 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74LVT652 is characterized for operation from -40°C to 85°C.

FUNCTION TABLE

| INPUTS | | | | | | DATA I/O† | | OPERATION OR FUNCTION |
|--------|------|--------|--------|-----|-----|--------------|--------------|---|
| OEAB | OEBA | CLKAB | CLKBA | SAB | SBA | A1–A8 | B1–B8 | |
| L | H | H or L | H or L | X | X | Input | Input | Isolation |
| L | H | ↑ | ↑ | X | X | Input | Input | Store A and B data |
| X | H | ↑ | H or L | X | X | Input | Unspecified‡ | Store A, hold B |
| H | H | ↑ | ↑ | X‡ | X | Input | Output | Store A in both registers |
| L | X | H or L | ↑ | X | X | Unspecified‡ | Input | Hold A, store B |
| L | L | ↑ | ↑ | X | X‡ | Output | Input | Store B in both registers |
| L | L | X | X | X | L | Output | Input | Real-time B data to A bus |
| L | L | X | H or L | X | H | Output | Input | Stored B data to A bus |
| H | H | X | X | L | X | Input | Output | Real-time A data to B bus |
| H | H | H or L | X | H | X | Input | Output | Stored A data to B bus |
| H | L | H or L | H or L | H | H | Output | Output | Stored A data to B bus and stored B data to A bus |

† The data output functions may be enabled or disabled by a variety of level combinations at the OEAB or OEBA inputs. Data input functions are always enabled; i.e., data at the bus pins is stored on every low-to-high transition of the clock inputs.

‡ Select control = L; clocks can occur simultaneously

Select control = H; clocks must be staggered in order to load both registers



SN54LVT652, SN74LVT652
3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

SCBS141E – MAY 1992 – REVISED JULY 1995




Figure 1. Bus-Management Functions

Pin numbers shown are for the DB, DW, JT, and PW packages.




SN54LVT652, SN74LVT652

3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS

WITH 3-STATE OUTPUTS

SCBS141E – MAY 1992 – REVISED JULY 1995

logic symbol†




† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.
Pin numbers shown are for the DB, DW, JT, and PW packages.

SN54LVT652, SN74LVT652
3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS
WITH 3-STATE OUTPUTS

SCBS141E - MAY 1992 - REVISED JULY 1995

logic diagram (positive logic)



Pin numbers shown are for the DB, DW, JT, and PW packages.



SN54LVT652, SN74LVT652

3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS141E – MAY 1992 – REVISED JULY 1995

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

| | | |
|---|-------|-----------------|
| Supply voltage range, V_{CC} | | -0.5 V to 4.6 V |
| Input voltage range, V_I (see Note 1) | | -0.5 V to 7 V |
| Voltage range applied to any output in the high state or power-off state, V_O (see Note 1) | | -0.5 V to 7 V |
| Current into any output in the low state, I_O : SN54LVT652 | | 96 mA |
| SN74LVT652 | | 128 mA |
| Current into any output in the high state, I_O (see Note 2): SN54LVT652 | | 48 mA |
| SN74LVT652 | | 64 mA |
| Input clamp current, I_{IK} ($V_I < 0$) | | -50 mA |
| Output clamp current, I_{OK} ($V_O < 0$) | | -50 mA |
| Maximum power dissipation at $T_A = 55^\circ\text{C}$ (in still air) (see Note 3): DB package | | 0.65 W |
| DW package | | 1.7 W |
| PW package | | 0.7 W |
| Storage temperature range, T_{stg} | | -65°C to 150°C |

† Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

- NOTES: 1. The input and output negative-voltage ratings may be exceeded if the input and output clamp-current ratings are observed.
 2. This current flows only when the output is in the high state and $V_O > V_{CC}$.
 3. The maximum package power dissipation is calculated using a junction temperature of 150°C and a board trace length of 750 mils. For more information, refer to the *Package Thermal Considerations* application note in the 1994 *ABT Advanced BiCMOS Technology Data Book*, literature number SCBD002B.

recommended operating conditions (see Note 4)

| | | SN54LVT652 | | SN74LVT652 | | UNIT |
|---------------------|------------------------------------|-----------------|-----|------------|-----|------|
| | | MIN | MAX | MIN | MAX | |
| V_{CC} | Supply voltage | 2.7 | 3.6 | 2.7 | 3.6 | V |
| V_{IH} | High-level input voltage | 2 | | 2 | | V |
| V_{IL} | Low-level input voltage | | 0.8 | | 0.8 | V |
| V_I | Input voltage | | 5.5 | | 5.5 | V |
| I_{OH} | High-level output current | | -24 | | -32 | mA |
| I_{OL} | Low-level output current | | 48 | | 64 | mA |
| $\Delta t/\Delta v$ | Input transition rise or fall rate | Outputs enabled | | | 10 | ns/V |
| T_A | Operating free-air temperature | -55 | 125 | -40 | 85 | °C |

NOTE 4: Unused control inputs must be held high or low to prevent them from floating.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
 POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

SN54LVT652, SN74LVT652 3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS141E – MAY 1992 – REVISED JULY 1995

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| PARAMETER | TEST CONDITIONS | | SN54LVT652 | | SN74LVT652 | | UNIT |
|---------------------------|---|-----------------------------|------------------|------|----------------|---------------|---------------|
| | | | MIN | TYP† | MAX | MIN | |
| V_{IK} | $V_{CC} = 2.7\text{ V}$, $I_I = -18\text{ mA}$ | | -1.2 | | -1.2 | | V |
| V_{OH} | $V_{CC} = \text{MIN to MAX}^\ddagger$, $I_{OH} = -100\ \mu\text{A}$ | | $V_{CC} - 0.2$ | | $V_{CC} - 0.2$ | | V |
| | $V_{CC} = 2.7\text{ V}$, $I_{OH} = -8\text{ mA}$ | | 2.4 | | 2.4 | | |
| | $V_{CC} = 3\text{ V}$ | $I_{OH} = -24\text{ mA}$ | 2 | | 2 | | |
| $I_{OH} = -32\text{ mA}$ | | | | | | | |
| V_{OL} | $V_{CC} = 2.7\text{ V}$ | $I_{OL} = 100\ \mu\text{A}$ | 0.2 | | 0.2 | | V |
| | | $I_{OL} = 24\text{ mA}$ | 0.5 | | 0.5 | | |
| | $V_{CC} = 3\text{ V}$ | $I_{OL} = 16\text{ mA}$ | 0.4 | | 0.4 | | |
| | | $I_{OL} = 32\text{ mA}$ | 0.5 | | 0.5 | | |
| | | $I_{OL} = 48\text{ mA}$ | 0.55 | | 0.55 | | |
| | | $I_{OL} = 64\text{ mA}$ | | | | | |
| I_I | $V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}$ or GND | | Control inputs | | ± 1 | | μA |
| | $V_{CC} = 0$ or MAX^\ddagger , $V_I = 5.5\text{ V}$ | | | | 10 | | |
| | $V_{CC} = 3.6\text{ V}$ | $V_I = 5.5\text{ V}$ | A or B ports§ | | 20 | | |
| | | $V_I = V_{CC}$ | | | 5 | | |
| | | $V_I = 0$ | | | -10 | | |
| I_{off} | $V_{CC} = 0$, V_I or $V_O = 0$ to 4.5 V | | | | ± 100 | | μA |
| $I_{I(\text{hold})}$ | $V_{CC} = 3\text{ V}$ | $V_I = 0.8\text{ V}$ | A or B ports | | 75 | | μA |
| | | $V_I = 2\text{ V}$ | | | -75 | | |
| I_{OZH} | $V_{CC} = 3.6\text{ V}$, $V_O = 3\text{ V}$ | 1 | | 1 | | μA | |
| I_{OZL} | $V_{CC} = 3.6\text{ V}$, $V_O = 0.5\text{ V}$ | -1 | | -1 | | μA | |
| I_{CC} | $V_{CC} = 3.6\text{ V}$, $V_I = V_{CC}$ or GND | $I_O = 0$, | Outputs high | | 0.13 | 0.19 | mA |
| | | | Outputs low | | 8.8 | 12 | |
| | | | Outputs disabled | | 0.13 | 0.19 | |
| ΔI_{CC}^\parallel | $V_{CC} = 3\text{ V to } 3.6\text{ V}$, One input at $V_{CC} - 0.6\text{ V}$, Other inputs at V_{CC} or GND | | 0.2 | | 0.2 | | mA |
| C_i | $V_I = 3\text{ V or } 0$ | | 4.5 | | 4.5 | | pF |
| C_{io} | $V_O = 3\text{ V or } 0$ | | 11 | | 11 | | pF |

† All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

‡ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

§ Unused terminals at V_{CC} or GND

¶ This is the increase in supply current for each input that is at the specified TTL voltage level rather than V_{CC} or GND.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77251-1443

SN54LVT652, SN74LVT652

3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS

SCBS141E – MAY 1992 – REVISED JULY 1995

timing requirements over recommended operating free-air temperature range (unless otherwise noted) (see Figure 2)

| | | SN54LVT652 | | | | SN74LVT652 | | | | UNIT |
|--------------------|--|--|-----|-------------------------|-----|--|-----|-------------------------|-----|------|
| | | $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ | | $V_{CC} = 2.7\text{ V}$ | | $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ | | $V_{CC} = 2.7\text{ V}$ | | |
| | | MIN | MAX | MIN | MAX | MIN | MAX | MIN | MAX | |
| f_{clock} | Clock frequency | 0 | 150 | 0 | 150 | 0 | 150 | 0 | 150 | MHz |
| t_w | Pulse duration, CLK high or low | | | | | 3.3 | | 3.3 | | ns |
| t_{su} | Setup time, A or B before CLKAB \uparrow or CLKBA \uparrow | Data high | | | | 1.2 | | 1.2 | | ns |
| | | Data low | | | | 2 | | 2.5 | | |
| t_h | Hold time, A or B after CLKAB \uparrow or CLKBA \uparrow | | | | | 0.5 | | 0.5 | | ns |

switching characteristics over recommended operating free-air temperature range, $C_L = 50\text{ pF}$ (unless otherwise noted) (see Figure 2)

| PARAMETER | FROM (INPUT) | TO (OUTPUT) | SN54LVT652 | | | | SN74LVT652 | | | | UNIT | |
|------------------|--------------------------|-------------|--|-----|-------------------------|-----|--|---------------|-------------------------|-----|------|-----|
| | | | $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ | | $V_{CC} = 2.7\text{ V}$ | | $V_{CC} = 3.3\text{ V} \pm 0.3\text{ V}$ | | $V_{CC} = 2.7\text{ V}$ | | | |
| | | | MIN | MAX | MIN | MAX | MIN | TYP \dagger | MAX | MIN | | MAX |
| f_{max} | | | | | | | 150 | | | 150 | MHz | |
| t_{PLH} | CLKBA or CLKAB | A or B | | | | | 1.8 | 3.7 | 6 | | 6.9 | ns |
| t_{PHL} | | | | | | | 2 | 3.7 | 5.7 | | 6.4 | |
| t_{PLH} | A or B | B or A | | | | | 1.2 | 2.8 | 4.7 | | 5.5 | ns |
| t_{PHL} | | | | | | | 1 | 2.6 | 4.6 | | 5.3 | |
| t_{PLH} | SBA or SAB \ddagger | A or B | | | | | 1.4 | 3.7 | 6.4 | | 7.6 | ns |
| t_{PHL} | | | | | | | 1.4 | 4 | 6.2 | | 6.8 | |
| t_{PZH} | $\overline{\text{OEBA}}$ | A | | | | | 1 | 2.9 | 5.8 | | 7.2 | ns |
| t_{PZL} | | | | | | | 1 | 3 | 6 | | 7.3 | |
| t_{PHZ} | $\overline{\text{OEBA}}$ | A | | | | | 2.2 | 3.9 | 6.5 | | 6.9 | ns |
| t_{PLZ} | | | | | | | 1.8 | 3.2 | 5.8 | | 5.9 | |
| t_{PZH} | OEAB | B | | | | | 1 | 3.3 | 6.5 | | 7.5 | ns |
| t_{PZL} | | | | | | | 1.2 | 3.4 | 6.3 | | 7.1 | |
| t_{PHZ} | OEAB | B | | | | | 1.7 | 4.5 | 7.2 | | 8.1 | ns |
| t_{PLZ} | | | | | | | 1.5 | 3.8 | 5.8 | | 6.3 | |

\dagger All typical values are at $V_{CC} = 3.3\text{ V}$, $T_A = 25^\circ\text{C}$.

\ddagger These parameters are measured with the internal output state of the storage register opposite to that of the bus input.

PRODUCT PREVIEW information concerns products in the formative or design phase of development. Characteristic data and other specifications are design goals. Texas Instruments reserves the right to change or discontinue these products without notice.




SN54LVT652, SN74LVT652

3.3-V ABT OCTAL BUS TRANSCEIVERS AND REGISTERS WITH 3-STATE OUTPUTS


SCBS141E – MAY 1992 – REVISED JULY 1995

PARAMETER MEASUREMENT INFORMATION




| TEST | S1 |
|-------------------|------|
| t_{PLH}/t_{PHL} | Open |
| t_{PLZ}/t_{PZL} | 6 V |
| t_{PHZ}/t_{PZH} | GND |


LOAD CIRCUIT FOR OUTPUTS




VOLTAGE WAVEFORMS
PULSE DURATION



VOLTAGE WAVEFORMS
SETUP AND HOLD TIMES



VOLTAGE WAVEFORMS
PROPAGATION DELAY TIMES
INVERTING AND NONINVERTING OUTPUTS



VOLTAGE WAVEFORMS
ENABLE AND DISABLE TIMES
LOW- AND HIGH-LEVEL ENABLING


- NOTES: A. C_L includes probe and jig capacitance.
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 C. All input pulses are supplied by generators having the following characteristics: $PRR \leq 10$ MHz, $Z_O = 50 \Omega$, $t_r \leq 2.5$ ns, $t_f \leq 2.5$ ns.
 D. The outputs are measured one at a time with one transition per measurement.

Figure 2. Load Circuit and Voltage Waveforms



DW (R-PDSO-G24)

PLASTIC SMALL OUTLINE




- NOTES:
- A. All linear dimensions are in inches (millimeters). Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
 - D. Falls within JEDEC MS-013 variation AD.

MECHANICAL DATA

PW (R-PDSO-G24)

PLASTIC SMALL OUTLINE



4040064-6/G 02/11

- NOTES:
- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M-1994.
 - B. This drawing is subject to change without notice.
 - Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
 - Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
 - E. Falls within JEDEC MO-153

IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, modifications, enhancements, improvements, and other changes to its products and services at any time and to discontinue any product or service without notice. Customers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All products are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its hardware products to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by government requirements, testing of all parameters of each product is not necessarily performed.

TI assumes no liability for applications assistance or customer product design. Customers are responsible for their products and applications using TI components. To minimize the risks associated with customer products and applications, customers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any TI patent right, copyright, mask work right, or other TI intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information published by TI regarding third-party products or services does not constitute a license from TI to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. Reproduction of this information with alteration is an unfair and deceptive business practice. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

TI products are not authorized for use in safety-critical applications (such as life support) where a failure of the TI product would reasonably be expected to cause severe personal injury or death, unless officers of the parties have executed an agreement specifically governing such use. Buyers represent that they have all necessary expertise in the safety and regulatory ramifications of their applications, and acknowledge and agree that they are solely responsible for all legal, regulatory and safety-related requirements concerning their products and any use of TI products in such safety-critical applications, notwithstanding any applications-related information or support that may be provided by TI. Further, Buyers must fully indemnify TI and its representatives against any damages arising out of the use of TI products in such safety-critical applications.

TI products are neither designed nor intended for use in military/aerospace applications or environments unless the TI products are specifically designated by TI as military-grade or "enhanced plastic." Only products designated by TI as military-grade meet military specifications. Buyers acknowledge and agree that any such use of TI products which TI has not designated as military-grade is solely at the Buyer's risk, and that they are solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI products are neither designed nor intended for use in automotive applications or environments unless the specific TI products are designated by TI as compliant with ISO/TS 16949 requirements. Buyers acknowledge and agree that, if they use any non-designated products in automotive applications, TI will not be responsible for any failure to meet such requirements.

Following are URLs where you can obtain information on other Texas Instruments products and application solutions:

Products

| | |
|-----------------------------|--|
| Audio | www.ti.com/audio |
| Amplifiers | amplifier.ti.com |
| Data Converters | dataconverter.ti.com |
| DLP® Products | www.dlp.com |
| DSP | dsp.ti.com |
| Clocks and Timers | www.ti.com/clocks |
| Interface | interface.ti.com |
| Logic | logic.ti.com |
| Power Mgmt | power.ti.com |
| Microcontrollers | microcontroller.ti.com |
| RFID | www.ti-rfid.com |
| RF/IF and ZigBee® Solutions | www.ti.com/lprf |

Applications

| | |
|-------------------------------|--|
| Communications and Telecom | www.ti.com/communications |
| Computers and Peripherals | www.ti.com/computers |
| Consumer Electronics | www.ti.com/consumer-apps |
| Energy and Lighting | www.ti.com/energy |
| Industrial | www.ti.com/industrial |
| Medical | www.ti.com/medical |
| Security | www.ti.com/security |
| Space, Avionics and Defense | www.ti.com/space-avionics-defense |
| Transportation and Automotive | www.ti.com/automotive |
| Video and Imaging | www.ti.com/video |
| Wireless | www.ti.com/wireless-apps |

TI E2E Community Home Page

e2e.ti.com

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265
Copyright © 2011, Texas Instruments Incorporated