



# 256/512/1K/2K/4K x 9 Asynchronous FIFO

#### **Features**

- Asynchronous First-In First-Out (FIFO) Buffer Memories
  - □ 256 x 9 (CY7C419)
  - □ 512 x 9 (CY7C421)
  - □ 1K x 9 (CY7C425)
  - □ 2K x 9 (CY7C429)
  - □ 4K x 9 (CY7C433)
- Dual-Ported RAM Cell
- High Speed 50 MHz Read and Write Independent of Depth and Width
- Low Operating Power: I<sub>CC</sub> = 35 mA
- Empty and Full Flags (Half Full Flag in Standalone)
- TTL Compatible
- Retransmit in Standalone
- Expandable in Width
- PLCC, 7x7 TQFP, SOJ, 300-mil, and 600-mil DIP
- Pb-free Packages Available
- Pin Compatible and Functionally Equivalent to IDT7200, IDT7201, IDT7202, IDT7203, IDT7204, AM7200, AM7201, AM7202, AM7203, and AM7204

## **Functional Description**

The CY7C419, CY7C420/1, CY7C424/5, CY7C428/9, and CY7C432/3 are first-in first-out (FIFO) memories offered in 600-mil wide and 300-mil wide packages. There are 256, 512, 1,024, 2,048, and 4,096 words respectively by 9 bits wide. Each FIFO memory is organized such that the data is read in the same sequential order that it was written. Full and empty flags are provided to prevent overrun and underrun. Three additional pins are also provided to facilitate unlimited expansion in width, depth, or both. The depth expansion technique steers the control signals from one device to another in parallel. This eliminates the serial addition of propagation delays, so that throughput is not reduced. Data is steered in a similar manner.

The read and write operations may be asynchronous; each can occur  $\underline{at}$  a rate of 50 MHz. The write operation occurs when the write (W) signal is LOW. Read occurs when read ( $\overline{R}$ ) goes LOW. The nine data outputs go to the high impedance state when  $\overline{R}$  is HIGH.

A Half Full (HF) output flag that is valid in the standalone and width expansion configurations is provided. In the depth expansion configuration, this pin provides the expansion out (XO) information that is used to tell the next FIFO that it is activated.

In the standalon<u>e</u> and width expansion configurations, a LOW on the retransmit (RT) input causes the FIFOs to retransmit the data. Read enable (R) and  $\underline{w}$ rite enable (W) must both be HIGH during retransmit, and then R is used to access the data.

The CY7C419, CY7C420, CY7C421, CY7C424, CY7C425, CY7C428, CY7C429, CY7C432, and CY7C433 are fabricated using an advanced 0.65-micron P-well CMOS technology. Input ESD protection is greater than 2000V and latch up is prevented by careful layout and guard rings.

Table 1. Selection Guide

4K x 9	-10	<b>–15</b>	-20	-25	-30	-40	<b>–</b> 65
Frequency (MHz)	50	40	33.3	28.5	25	20	12.5
Maximum Access Time (ns)	10	15	20	25	30	40	65
I <sub>CC1</sub> (mA)	35	35	35	35	35	35	35

Cypress Semiconductor Corporation

Document #: 38-06001 Rev. \*D

198 Champion Court


San Jose, CA 95134-1709

408-943-2600

Revised June 03, 2009



## **Logic Block Diagram**



## **Pin Configurations**

Figure 1. 32-Pin PLCC/LCC (Top View)




Figure 2. 28-Pin DIP (Top View)





Figure 3. 32-Pln TQFP (Top View)





## **Maximum Rating**

Exceeding maximum ratings may impair the useful life of the device. These user guidelines are not tested. $^{[1]}$					
Storage Temperature65°C to +150°C					
Ambient Temperature with Power Applied –55°C to +125°C					
Supply Voltage to Ground Potential0.5V to +7.0V					
DC Voltage Applied to Outputs					
in High Z State–0.5V to +7.0V					
DC Input Voltage0.5V to +7.0V					
Power Dissipation1.0W					

Output Current, into Outputs (LOW)	20 mA
Static Discharge Voltage(per MIL–STD–883, Method 3015)	>2000V
Latch Up Current	>200 mA

## **Operating Range**

Range	Ambient Temperature <sup>[2]</sup>	V <sub>CC</sub>
Commercial	0°C to + 70°C	5V ± 10%
Industrial	–40°C to +85°C	5V ± 10%

## **Electrical Characteristics**

Over the Operating Range [3]

Parameter	Description	Test Condition	_	All Spee	Unit	
Parameter	Description	rest Conditions	5	Min	Max	Oilit
V <sub>OH</sub>	Output HIGH Voltage	$V_{CC} = Min., I_{OH} = -2.0 \text{ m/s}$	4	2.4		V
V <sub>OL</sub>	Output LOW Voltage	$V_{\rm CC}$ = Min., $I_{\rm OL}$ = 8.0 mA	V <sub>CC</sub> = Min., I <sub>OL</sub> = 8.0 mA		0.4	V
V <sub>IH</sub>	Input HIGH Voltage	Co	mmercial	2.0	V <sub>CC</sub>	V
		Inc	dustrial	2.2	V <sub>CC</sub>	
V <sub>IL</sub>	Input LOW Voltage			[4]	0.8	V
I <sub>IX</sub>	Input Leakage Current	$GND \leq V_I \leq V_{CC}$	$GND \leq V_1 \leq V_{CC}$		+10	μΑ
I <sub>OZ</sub>	Output Leakage Current	$\overline{R} \ge V_{IH}$ , $\overline{GND} \le V_{O} \le V_{CC}$		-10	+10	μА
I <sub>OS</sub>	Output Short Circuit Current <sup>[5]</sup>	V <sub>CC</sub> = Max., V <sub>OUT</sub> = GND			-90	mA

## **Electrical Characteristics**

Over the Operating Range

Parameter	Description	Test Cor	nditions	-	10		15	-2	20	-25		Unit
i arameter	Description	1631 001	ot conditions		Max	Min	Max	Min	Max	Min	Max	Oilit
I <sub>CC</sub>	Operating Current	V <sub>CC</sub> = Max.,	Commercial		85		65		55		50	mA
		$I_{OUT} = 0 \text{ mA}$ $f = f_{MAX}$	Industrial				100		90		80	
I <sub>CC1</sub>	Operating Current	V <sub>CC</sub> = Max., I <sub>OUT</sub> = 0 mA F = 20 MHz	Commercial		35		35		35		35	mA
I <sub>SB1</sub>	Standby Current	All Inputs =	Commercial		10		10		10		10	mA
	V <sub>IH</sub> Min.		Industrial				15		15		15	
I <sub>SB2</sub>	Power Down Current	All Inputs ≥	Commercial		5		5		5		5	mA
		V <sub>CC</sub> -0.2V	Industrial				8		8		8	

- Single Power Supply: The voltage on any input or I/O pin cannot exceed the power pin during power up.
   T<sub>A</sub> is the "instant on" case temperature.
   See the last page of this specification for Group A subgroup testing information.
   V<sub>IL</sub> (Min.) = -2.0V for pulse durations of less than 20 ns.
   For test purposes, not more than one output at a time should be shorted. Short circuit test duration should not exceed 30 seconds.

Document #: 38-06001 Rev. \*D



## **Electrical Characteristics**

Over the Operating Range<sup>[3]</sup>

Parameter	Description Test Conditions			_	30	-40		-65		Unit
Parameter	Description	lest oc	rest conditions		Max	Min	Max	Min	Max	Oilit
I <sub>CC</sub>	Operating Current	$V_{CC}$ = Max., $I_{OUT}$ = 0 mA	Commercial		40		35		35	mA
		I <sub>OUT</sub> = 0 mA f = f <sub>MAX</sub>	Industrial		75		70		65	
I <sub>CC1</sub>	Operating Current	$V_{CC}$ = Max., $I_{OUT}$ = 0 mA F = 20 MHz	Commercial		35		35		35	mA
I <sub>SB1</sub>	Standby Current	All Inputs =	Commercial		10		10		10	mA
		V <sub>IH</sub> Min.	Industrial		15		15		15	
I <sub>SB2</sub>	Power Down Current	All Inputs ≥	Commercial		5		5		5	mA
		V <sub>CC</sub> -0.2V	Industrial		8		8		8	

## Capacitance

Tested initially and after any design or process changes that may affect these parameters.

Parameter	Description	Test Conditions	Max	Unit
C <sub>IN</sub>	Input Capacitance	$T_A = 25^{\circ}C, f = 1 \text{ MHz},$	6	pF
C <sub>OUT</sub>	Output Capacitance	V <sub>CC</sub> = 4.5V	6	pF

Document #: 38-06001 Rev. \*D Page 4 of 16



## **Switching Characteristics**

Over the Operating Range<sup>[6, 7]</sup>

_		_	10	_	15	-	20	-25		
Parameter	Description	Min	Max	Min	Max	Min	Max	Min	Max	Unit
t <sub>RC</sub>	Read Cycle Time	20		25		30		35		ns
t <sub>A</sub>	Access Time		10		15		20		25	ns
t <sub>RR</sub>	Read Recovery Time	10		10		10		10		ns
tpR	Read Pulse Width	10		15		20		25		ns
t, 70 <sup>[,8]</sup>	Read LOW to Low Z	3		3		3		3		ns
t <sub>DVP</sub> [8,9]	Data Valid After Read HIGH	5		5		5		5		ns
t <sub>HZR</sub> <sup>[,8,9]</sup>	Read HIGH to High Z		15		15		15		18	ns
t <sub>WC</sub>	Write Cycle Time	20		25		30		35		ns
t <sub>PW</sub>	Write Pulse Width	10		15		20		25		ns
t <sub>HWZ</sub> <sup>[,8]</sup>	Write HIGH to Low Z	5		5		5		5		ns
t <sub>WR</sub>	Write Recovery Time	10		10		10		10		ns
t <sub>SD</sub>	Data Setup Time	6		8		12		15		ns
t <sub>HD</sub>	Data Hold Time	0		0		0		0		ns
t <sub>MRSC</sub>	MR Cycle Time	20		25		30		35		ns
t <sub>PMR</sub>	MR Pulse Width	10		15		20		25		ns
t <sub>RMR</sub>	MR Recovery Time	10		10		10		10		ns
t <sub>RPW</sub>	Read HIGH to MR HIGH	10		15		20		25		ns
t <sub>WPW</sub>	Write HIGH to MR HIGH	10		15		20		25		ns
t <sub>RTC</sub>	Retransmit Cycle Time	20		25		30		35		ns
t <sub>PRT</sub>	Retransmit Pulse Width	10		15		20		25		ns
t <sub>RTR</sub>	Retransmit Recovery Time	10		10		10		10		ns
t <sub>EFL</sub>	MR to EF LOW		20		25		30		35	ns
t <sub>HFH</sub>	MR to HF HIGH		20		25		30		35	ns
t <sub>FFH</sub>	MR to FF HIGH		20		25		30		35	ns
t <sub>REF</sub>	Read LOW to EF LOW		10		15		20		25	ns
t <sub>RFF</sub>	Read HIGH to FF HIGH		10		15		20		25	ns
t <sub>WEF</sub>	Write HIGH to EF HIGH		10		15		20		25	ns
$t_{WFF}$	Write LOW to FF LOW		10		15		20		25	ns
t <sub>WHF</sub>	Write LOW to HF LOW		10		15		20		25	ns
t <sub>RHF</sub>	Read HIGH to HF HIGH		10		15		20		25	ns
t <sub>RAE</sub>	Effective Read from Write HIGH		10		15		20		25	ns
t <sub>RPE</sub>	Effective Read Pulse Width After EF HIGH	10		15		20		25		ns
t <sub>WAF</sub>	Effective Write from Read HIGH		10		15		20		25	ns
t <sub>WPF</sub>	Effective Write Pulse Width After FF HIGH	10		15		20		25		ns
t <sub>XOL</sub>	Expansion Out LOW Delay from Clock		10		15		20		25	ns
t <sub>XOH</sub>	Expansion Out HIGH Delay from Clock		10		15		20		25	ns

#### Notes

Document #: 38-06001 Rev. \*D

<sup>6.</sup> Test conditions assume signal transition time of 3 ns or less, timing reference levels of 1.5V and output loading of the specified I<sub>OL</sub>/I<sub>OH</sub> and 30 pF load capacitance, as in part (a) of AC Test Load and Waveforms, unless otherwise specified.

7. See the last page of this specification for Group A subgroup testing information.

8. t<sub>HZR</sub> transition is measured at +200 mV from V<sub>OL</sub> and -200 mV from V<sub>OH</sub>. t<sub>DVR</sub> transition is measured at the 1.5V level. t<sub>HWZ</sub> and t<sub>LZR</sub> transition is measured at ±100 mV from the steady state.

<sup>9.</sup>  $t_{\rm HZR}$  and  $t_{\rm DVR}$  use capacitance loading as in part (b) of AC Test Load and Waveforms.



## **Switching Characteristics**

Over the Operating Range<sup>[6, 7]</sup> (continued)

Darameter	Description		30		40		·65	Unit
Parameter	Description	Min	Max	Min	Max	Min	Max	Unit
t <sub>RC</sub>	Read Cycle Time	40		50		80		ns
t <sub>A</sub>	Access Time		30		40		65	ns
t <sub>RR</sub>	Read Recovery Time	10		10		15		ns
t <sub>PR</sub>	Read Pulse Width	30		40		65		ns
t <sub>LZR</sub> <sup>[,8]</sup>	Read LOW to Low Z	3		3		3		ns
t <sub>DVR</sub> [8,9]	Data Valid After Read HIGH	5		5		5		ns
t <sub>HZR</sub> <sup>[,8,9]</sup>	Read HIGH to High Z		20		20		20	ns
t <sub>WC</sub>	Write Cycle Time	40		50		80		ns
t <sub>PW</sub>	Write Pulse Width	30		40		65		ns
t <sub>HWZ</sub> <sup>[,8]</sup>	Write HIGH to Low Z	5		5		5		ns
t <sub>WR</sub>	Write Recovery Time	10		10		15		ns
t <sub>SD</sub>	Data Setup Time	18		20		30		ns
t <sub>HD</sub>	Data Hold Time	0		0		0		ns
t <sub>MRSC</sub>	MR Cycle Time	40		50		80		ns
t <sub>PMR</sub>	MR Pulse Width	30		40		65		ns
t <sub>RMR</sub>	MR Recovery Time	10		10		15		ns
t <sub>RPW</sub>	Read HIGH to MR HIGH	30		40		65		ns
t <sub>WPW</sub>	Write HIGH to MR HIGH	30		40		65		ns
t <sub>RTC</sub>	Retransmit Cycle Time	40		50		80		ns
t <sub>PRT</sub>	Retransmit Pulse Width	30		40		65		ns
t <sub>RTR</sub>	Retransmit Recovery Time	10		10		15		ns
t <sub>EFL</sub>	MR to EF LOW		40		50		80	ns
t <sub>HFH</sub>	MR to HF HIGH		40		50		80	ns
t <sub>FFH</sub>	MR to FF HIGH		40		50		80	ns
t <sub>REF</sub>	Read LOW to EF LOW		30		35		60	ns
t <sub>RFF</sub>	Read HIGH to FF HIGH		30		35		60	ns
t <sub>WEF</sub>	Write HIGH to EF HIGH		30		35		60	ns
t <sub>WFF</sub>	Write LOW to FF LOW		30		35		60	ns
t <sub>WHF</sub>	Write LOW to HF LOW		30		35		60	ns
t <sub>RHF</sub>	Read HIGH to HF HIGH		30		35		60	ns
t <sub>RAE</sub>	Effective Read from Write HIGH		30		35		60	ns
t <sub>RPE</sub>	Effective Read Pulse Width After EF HIGH			40		65		ns
t <sub>WAF</sub>	Effective Write from Read HIGH		30		35		60	ns
t <sub>WPF</sub>	Effective Write Pulse Width After FF HIGH	30		40		65		ns
t <sub>XOL</sub>	Expansion Out LOW Delay from Clock		30		40		65	ns
t <sub>XOH</sub>	Expansion Out HIGH Delay from Clock		30		40		65	ns

Document #: 38-06001 Rev. \*D



## **Switching Waveforms**

Figure 4. Asynchronous Read and Write




Figure 5. Master Reset





Figure 6. Half-full Flag





## Switching Waveforms (continued)

Figure 7. Last Write to First Read Full Flag




Figure 8. Last Read to First Write Empty Flag





Figure 9. Retransmit<sup>[12]</sup>



Document #: 38-06001 Rev. \*D

Notes
12. EF, HF and FF may change state during retransmit as a result of the offset of the read and write pointers, but flags are valid at t<sub>RTC</sub>.
13. t<sub>RTC</sub> = t<sub>PRT</sub> + t<sub>RTR</sub>.



## Switching Waveforms (continued)

Figure 10. Empty Flag and Read Data Flow-through Mode





Figure 11. Full Flag and Write Data Flow-through Mode





Document #: 38-06001 Rev. \*D



## **Switching Waveforms** (continued)

Figure 12. Expansion Timing Diagrams





Document #: 38-06001 Rev. \*D

<sup>14.</sup> Expansion Out of device 1  $(\overline{XO}_1)$  is connected to Expansion In of device 2  $(\overline{XI}_2)$ 



#### **Architecture**

The CY7C419, CY7C420/1, CY7C424/5, CY7C428/9, CY7C432/3 FIFOs consist of an array of 256, 512, 1024, 2048, 4096 words of 9 bits each (implemented by an array of dual-port RAM cells), a read pointer, a write pointer, control signals (W, R, XI, XO, FL, RT, MR), and Full, Half Full, and Empty flags.

#### **Dual-Port RAM**

The dual-port RAM architecture refers to the basic memory cell used in the RAM. The cell itself enables the read and write operations to be independent of each other, which is necessary to achieve truly asynchronous operation of the inputs and outputs. A second benefit is that the time required to increment the read and write pointers is much less than the time required for data propagation through the memory, which is the case if memory is implemented using the conventional register array architecture.

#### Resetting the FIFO

<u>Upon</u> power up, the FIFO must be reset with a Master Reset (MR) cycle. This causes the <u>FIFO</u> to enter the empty condition signified by the Empty flag (EF) being LOW, and both the <u>Half Full (HF)</u> and Full flags (FF) being HIGH. Read (R) and write (W) must be HIGH  $t_{RPW}/t_{WPW}$  before and  $t_{RMR}$  after the rising edge of MR for a valid reset cycle. If reading from the FIFO after a reset cycle is attempted, the outputs are in the high impedance state.

### Writing Data to the FIFO

The availability of at least one empty location is indicated by a HIGH FF. The falling edge of  $\overline{W}$  initiates a write cycle. Data appearing at the inputs ( $D_0$ – $D_8$ )  $t_{SD}$  before and  $t_{HD}$  after the rising edge of  $\overline{W}$  are stored sequentially in the FIFO.

The  $\overline{\text{EF}}$  LOW-to-HIGH transition occurs  $t_{\text{WEF}}$  after the first LOW-to-HIGH transition of  $\overline{\text{W}}$  for an empty FIFO.  $\overline{\text{HF}}$  goes LOW  $t_{\text{WHF}}$  after the falling edge of W following the FIFO actually being Half Full. Therefore, the  $\overline{\text{HF}}$  is active after the FIFO is filled to half its capacity plus one word.  $\overline{\text{HF}}$  remains LOW while less than one half of total  $\overline{\text{me}}$ mory is available for writing. The LOW-to-HIGH transition of  $\overline{\text{HF}}$  occurs  $t_{\text{RHF}}$  after the rising edge of  $\overline{\text{R}}$  when the FIFO goes from half full +1 to half full.  $\overline{\text{HF}}$  is available in standalone and width expansion modes.  $\overline{\text{FF}}$  goes LOW  $t_{\text{WFF}}$  after the falling edge of  $\overline{\text{W}}$ , during the cycle in which the last available location is filled. Internal logic prevents overrunning a full FIFO. Writes to a full FIFO are ignored and the write pointer is not incremented.  $\overline{\text{FF}}$  goes HIGH tRFF after a read from a full FIFO.

#### Reading Data from the FIFO

The falling edge of  $\overline{R}$  initiates a read cycle if the  $\overline{EF}$  is not LOW. Data outputs (Q<sub>0</sub> to Q<sub>8</sub>) are in a high impedance condition between read operations ( $\overline{R}$  HIGH), when the FIFO is empty, or when the FIFO is not the active device in the depth expansion mode.

When one word is in the FIFO, the falling edge of  $\overline{R}$  initiates a HIGH-to-LOW transition of  $\overline{EF}$ . The rising edge of  $\overline{R}$  causes the data outputs to go to the high impedance state and remain such until a write is performed. Reads to an empty FIFO are ignored and do not increment the read pointer. From the empty condition, the FIFO can be read  $t_{WEF}$  after a valid write.

The retransmit feature is beneficial when transferring packets of data. It enables the receiver to acknowledge receipt of data and retransmit, if necessary.

The Retransmit  $(\overline{RT})$  input is active in the standalone and width expansion modes. The retransmit feature is intended for use when a number of writes equal to  $\underline{or}$  less than the depth of the FIFO have occurred since the last  $\overline{MR}$  cycle. A LOW pulse on  $\overline{RT}$  resets the internal read pointer to the first physical location of the FIFO.  $\overline{R}$  and  $\overline{W}$  must both be HIGH while and  $t_{RTR}$  after retransmit is LOW. With every read cycle after retransmit, previously accessed data and not previously accessed data is read and the read pointer is incremented until it is equal to the write pointer. Full, Half Full, and Empty flags are governed by the relative locations of the read and write pointers and are updated during a retransmit cycle. Data written to the FIFO after activation of  $\overline{RT}$  are also transmitted. FIFO, up to the full depth, can be repeatedly retransmitted.

## Standalone/Width Expansion Modes

Standalone and width expansion modes are set by grounding Expansion In (XI) and tying First Load (FL) to  $V_{CC}$ . FIFOs can be expanded in width to provide word widths greater than nine in increments of nine. During width expansion mode, all control line inputs are common to all devices, and flag outputs from any device can be monitored.

#### **Depth Expansion Mode**

Depth expansion mode (see Figure on page 12) is entered when, during a  $\overline{MR}$  cycle, Expansion Out (XO) of one device is connected to Expansion In  $(\overline{XI})$  of the next device, with XO of the last device connected to  $\overline{XI}$  of the first device. In the depth expansion mode the First Load ( $\overline{FL}$ ) input, when grounded, indicates that this part is the first to be loaded. All other devices must have this pin HIGH. To enable the correct FIFO,  $\overline{XO}$  is pulsed LOW when the last physical location of the previous FIFO is written to and pulsed LOW again when the last physical location is read. Only one FIFO is enabled for read and one for write at any particular time. All other devices are in standby.

FIFOs can also be expanded simultaneously in depth and width. Consequently, any depth or width FIFO can be created of word widths in increments of 9. When expanding in depth, a composite FF must be created by ORing the FFs together. Likewise, a composite EF is created by ORing the EFs together. HF and RT functions are not available in depth expansion mode.

Document #: 38-06001 Rev. \*D Page 11 of 16



### Use of the Empty and Full Flags

To achieve maximum frequency, the flags must be valid at the beginning of the next cycle. However, because they can be updated by either edge of the read or write signal, they must be valid by one-half of a cycle. Cypress FIFOs meet this requirement; some competitors' FIFOs do not.

The reason for why the flags should be valid by the next cycle is complex. The "effective pulse width violation" phenomenon can occur at the full and empty boundary conditions, if the flags are not properly used. The empty flag must be used to prevent reading from an empty FIFO and the full flag must be used to prevent writing into a full FIFO.

For example, consider an empty FIFO that is receiving read pulses. Because the FIFO is empty, the read pulses are ignored by the FIFO, and nothing happens. Next, a single word is written into the FIFO, with a signal that is asynchronous to the read signal. The (internal) state machine in the FIFO goes from empty to empty+1. However, it does this asynchronously with respect to the read signal, so that the effective pulse width of the read signal cannot be determined, because the state machine does not look at the read signal until it goes to the empty+1 state. Similarly, the minimum write pulse width may be violated by trying to write into a full FIFO, and asynchronously performing a read. The empty and full flags are used to avoid these effective pulse width violations, but to do this and operate at the maximum frequency, the flag must be valid at the beginning of the next cycle.

XO R W FF EF CY7C419 CY7C420/1 CY7C424/5 CY7C428/9 CY7C432/3 FL Vcc ΧI XO FULL EF FMPT) CY7C419 CY7C420/1 CY7C424/5 CY7C428/9 CY7C432/3 FL ΧI XO EF CY7C419 CY7C420/1 CY7C424/5 CY7C428/9 MR FL CY7C432/3

\* FIRST DEVICE

Figure 13. Depth Expansion

Document #: 38-06001 Rev. \*D



## **Ordering Information**

Speed (ns)	Ordering Code	Package Diagram	Package Type	Operating Range
10	CY7C421-10AC	51-85063	32-Pin Thin Plastic Quad Flatpack	Commercial
	CY7C421-10JC	51-85002	32-Pin Plastic Leaded Chip Carrier	
	CY7C421-10JXC	51-85002	32-Pin Plastic Leaded Chip Carriers (Pb-free)	
	CY7C421-10PC	51-85014	28-Pin (300-Mil) Molded DIP	
	CY7C421-10VC	51-85031	28-Pin (300-Mil) Molded SOJ	
15	CY7C421-15AC	51-85063	32-Pin Thin Plastic Quad Flatpack	Commercial
	CY7C421-15AXC	51-85063	32-Pin Thin Plastic Quad Flatpack (Pb-free)	
	CY7C421-15JC	51-85002	32-Pin Plastic Leaded Chip Carrier	
	CY7C421-15JI	51-85002	32-Pin Plastic Leaded Chip Carrier	Industrial
	CY7C421-15VI	51-85031	28-Pin (300-Mil) Molded SOJ	
20	CY7C421-20JC	51-85002	32-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C421-20JXC	51-85002	32-Pin Plastic Leaded Chip Carriers (Pb-free)	
	CY7C421-20PC	51-85014	28-Pin (300-Mil) Molded DIP	
	CY7C421-20VC	51-85031	28-Pin (300-Mil) Molded SOJ	
	CY7C421-20VXC	51-85031	28-Pin (300-Mil) Molded SOJ (Pb-free)	
	CY7C421-20JI	51-85002	32-Pin Plastic Leaded Chip Carrier	Industrial
	CY7C421-20JXI	51-85002	32-Pin Plastic Leaded Chip Carrier (Pb-free)	
25	CY7C421-25JC	51-85002	32-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C421-25PC	51-85014	28-Pin (300-Mil) Molded DIP	
	CY7C421-25VC	51-85031	28-Pin (300-Mil) Molded SOJ	
	CY7C421-25JI	51-85002	32-Pin Plastic Leaded Chip Carrier	Industrial
	CY7C421-25PI	51-85014	28-Pin (300-Mil) Molded DIP	
30	CY7C421-30JC	51-85002	32-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C421-30PC	51-85014	28-Pin (300-Mil) Molded DIP	
	CY7C421-30JI	51-85002	32-Pin Plastic Leaded Chip Carrier	Industrial
40	CY7C421-40JC	51-85002	32-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C421-40PC	51-85014	28-Pin (300-Mil) Molded DIP	
	CY7C421-40VC	51-85031	28-Pin (300-Mil) Molded SOJ	
	CY7C421-40JI	51-85002	32-Pin Plastic Leaded Chip Carrier	Industrial
65	CY7C421–65JC	51-85002	32-Pin Plastic Leaded Chip Carrier	Commercial
	CY7C421-65PC	51-85014	28-Pin (300-Mil) Molded DIP	
	CY7C421-65VC	51-85031	28-Pin (300-Mil) Molded SOJ	
	CY7C421-65JI	51-85002	32-Pin Plastic Leaded Chip Carrier	Industrial

Document #: 38-06001 Rev. \*D Page 13 of 16



## **Package Diagrams**

Figure 14. 32-Pin Thin Plastic Quad Flat Pack, 51-85063





Figure 15. 32-Pin Plastic Leaded Chip Carrier, 51-85002



Document #: 38-06001 Rev. \*D Page 14 of 16

Downloaded from Arrow.com.

51-85002-\*B



## **Package Diagrams**

Figure 16. 28-Pin (300-Mil) PDIP, 51-85014





Figure 17. 28-Pin (300-Mil) Molded SOJ, 51-85031



Document #: 38-06001 Rev. \*D Page 15 of 16



## **Document History Page**

	Document Title: CY7C419/21/25/29/33, 256/512/1K/2K/4Kx9 Asynchronous FIFO Document Number: 38-06001							
Rev.	ECN No.	Orig. of Change	Submission Date	Description of Change				
**	106462	SZV	07/11/01	Change from Spec Number: 38-00079 to 38-06001				
*A	122332	RBI	12/30/02	Added power up requirements to maximum ratings information.				
*B	383597	PCX	See ECN	Added Pb-Free Logo Added to Part-Ordering Information: CY7C419–10JXC, CY7C419–15JXC, CY7C419-15VXC, CY7C421–10JXC, CY7C421–15AXC, CY7C421–20JXC, CY7C421–20VXC, CY7C425–10AXC, CY7C425–10JXC, CY7C425–15JXC, CY7C425–20JXC, CY7C425–20VXC, CY7C429–10AXC, CY7C429–15JXC, CY7C429–20JXC, CY7C433–10AXC, CY7C433–10JXC, CY7C433–15JXC, CY7C433–20AXC, CY7C433–20JXC				
*C	2623658	VKN/PYRS	12/17/08	Added CY7C421-20JXI Removed CY7C419/25/29/33 from the ordering information table Removed 26-Lead CerDIP, 32-Lead RLCC, 28-Lead molded DIP packages from the data sheet Removed Military Information				
*D	2714768	VKN/AESA	06/04/2009	Corrected defective Logic Block diagram, Pinouts, and Package diagrams				

## Sales, Solutions, and Legal Information

## **Worldwide Sales and Design Support**

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at cypress.com/sales.

### **Products**

PSoC psoc.cypress.com
Clocks & Buffers clocks.cypress.com
Wireless wireless.cypress.com
Memories memory.cypress.com
Image Sensors image.cypress.com

© Cypress Semiconductor Corporation, 2005-2009. The information contained herein is subject to change without notice. Cypress Semiconductor Corporation assumes no responsibility for the use of any circuitry other than circuitry embodied in a Cypress product. Nor does it convey or imply any license under patent or other rights. Cypress products are not warranted nor intended to be used for medical, life support, life saving, critical control or safety applications, unless pursuant to an express written agreement with Cypress. Furthermore, Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress products in life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Any Source Code (software and/or firmware) is owned by Cypress Semiconductor Corporation (Cypress) and is protected by and subject to worldwide patent protection (United States and foreign), United States copyright laws and international treaty provisions. Cypress hereby grants to licensee a personal, non-exclusive, non-transferable license to copy, use, modify, create derivative works of, and compile the Cypress Source Code and derivative works for the sole purpose of creating custom software and or firmware in support of licensee product to be used only in conjunction with a Cypress integrated circuit as specified in the applicable agreement. Any reproduction, modification, translation, or representation of this Source Code except as specified above is prohibited without the express written permission of Cypress.

Disclaimer: CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS MATERIAL, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. Cypress reserves the right to make changes without further notice to the materials described herein. Cypress does not assume any liability arising out of the application or use of any product or circuit described herein. Cypress does not authorize its products for use as critical components in life-support systems where a malfunction or failure may reasonably be expected to result in significant injury to the user. The inclusion of Cypress' product in a life-support systems application implies that the manufacturer assumes all risk of such use and in doing so indemnifies Cypress against all charges.

Use may be limited by and subject to the applicable Cypress software license agreement.

Document #: 38-06001 Rev. \*D

Revised June 03, 2009

Page 16 of 16

All products and company names mentioned in this document may be the trademarks of their respective holders

Downloaded from Arrow.com. [+] Feedle