


RHFLVDSR2D2

Rad-hard dual LVDS driver-receiver

Datasheet - production data



Features

- Dual drivers, TTL compatible inputs/LVDS outputs
- Dual receivers, LVDS inputs/TTL compatible outputs
- Individual Enable/Disable function with highimpedance
- ANSI TIA/EIA-644 compliant
- 400 Mbps (200 MHz)
- Cold spare on all pins
- Fail-safe function
- 3.3 V operating power supply
- 4.8 V absolute rating
- Power consumption: 50 mW at 3.3 V
- Hermetic package
- Large input common mode: -4 V to +5 V

- Guaranteed up to 300 krad TID
- SEL immune up to 135 MeV.cm²/mg
- SET/SEU immune up to 32 MeV.cm²/mg

Description

Dual low voltage differential signaling (LVDS), driver receiver designed, packaged and qualified for use in aerospace environments in a low-power and fast-transmission standard, and operating at 3.3 V power supply (3.6 V max operating and 4.8 V AMR). The RHFLVDSR2D2 operates over a controlled impedance of 100-ohm transmission media that may be printed circuit board traces, back planes, or cables.

The circuit features an internal fail-safe function to ensure a known state in case of an input short circuit or floating input. All pins have cold spare buffers to ensure they are in high impedance when V_{CC} is tied to GND.

The RHFLVDSR2D2 can operate over a large temperature range of -55 °C to +125 °C and it is housed in an hermetic Ceramic Flat-18 package.

Table 1. Device summary

Reference	SMD pin	Quality level	Package	Lead finish	Mass	EPPL ⁽¹⁾	Temp. range
RHFLVDSR2D2K1	-	Engineering model	Ceramic Flat-18	Gold	0.8 g	-	-55 °C to
RHFLVDSR2D2K01V	5962F0620202	QML-V flight	1 101-10			Target	123 0

^{1.} EPPL = ESA preferred part list

Contents RHFLVDSR2D2

Contents

1	Functional description and pin configuration	3
2	Maximum ratings and operating conditions	4
3	Radiation	5
4	Electrical characteristics	6
5	Test circuit for the driver	9
6	Test circuit for the receiver	11
7	Package information 1 7.1 Ceramic Flat-18 package information 1	
8	Ordering information1	
9	Shipping information	15
10	Revision history	16



1 Functional description and pin configuration

RIN1+ Receiver ROUT1 18 REN1 RIN1-RIN1-17 ROUT1 REN1 RIN1+ 2 16 ROUT2 RIN2+ RIN2+ 3 ROUT2 Receiver 15 GND RIN2-RIN2- 4 14 Vcc REN2 REN2 5 13 DEN2 DOUT1+ DOUT2- 6 Driver DIN1 DOUT1-12 DIN2 DOUT2+ 7 DEN1 11 DIN1 DOUT1+ 8 DOUT2+ DIN2 Driver DOUT1- 9 10 DEN1 DOUT2-DEN2

Figure 1. Functional diagram and pinout

Table 2. Truth table: Driver

Enables	Input	Output	
DEN	DIN	DOUT+	DOUT-
L	X	Z	Z
	L	L	Н
H or floating (internal pull-up)	Н	Н	L
(Open	L	Н

Table 3. Truth table: Receiver

Enables	Input	Output		
REN	RIN+ - RIN-	ROUT		
L	X	Z		
	Vid ≥ 0.1 V	Н		
H or floating	Vid ≤ -0.1 V	L		
(internal pull-up)	-0.1 V < Vid < +0.1 V	?		
	Full fail-safe Open/Short or terminated	Н		

Note: Vid = (VIN+) - (VIN-), L = low level, H = high Level, X = don't care, Z = high impedance (off)



2 Maximum ratings and operating conditions

Absolute maximum ratings are those values beyond which damage to the device may occur. Functional operation under these conditions is not implied.

Table 4. Absolute maximum ratings

Symbol	Parameter	Value	Unit
V _{CC}	Supply voltage ⁽¹⁾	4.8	
V _i	TTL inputs (operating or cold-spare)	-0.3 to +4.8	
V _{OUT}	LVDS outputs and TTL outputs (operating or cold-spare)	-0.3 to +4.8	V
V _{IN}	LVDS inputs (operating or cold-spare)	-5 to +6	
V _{ID}	Differential amplitude on LVDS input (operating or cold-spare)	1	
T _{stg}	Storage temperature range	-65 to +150	°C
Tj	Maximun junction temperature	+150	0
R _{thjc}	Thermal resistance junction to case ⁽²⁾	21	°C/W
ESD	HBM: Human body model - All pins excepted LVDS inputs and outputs - LVDS inputs and outputs vs. GND	2 8	kV
	CDM: Charge device model	500	V

^{1.} All voltages, except the differential I/O bus voltage, are with respect to the network ground terminal.

Table 5. Operating conditions

Symbol	Parameter	Min.	Тур.	Max.	Unit	
V _{CC}	Supply voltage	3	3.3	3.6		
V _{CM}	Static common mode on the receiver	- 4		+ 5	V	
V _{IN}	Driver DC input voltage (TTL inputs)	0		3.6		
T _A	Ambient temperature range	-55		+125	°C	

4/17 DocID025372 Rev 4

^{2.} Short-circuits can cause excessive heating. Destructive dissipation can result from short-circuits on the amplifiers.

RHFLVDSR2D2 Radiation

3 Radiation

Total dose (MIL-STD-883 TM 1019)

The products guaranteed in radiation within the RHA QML-V system fully comply with the MIL-STD-883 TM 1019 specification.

The RHFLVDSR2D2 is RHA QML-V, tested and characterized in full compliance with the MIL-STD-883 specification, between 50 and 300 rad/s only (full CMOS technology).

All parameters provided in *Table 7: Electrical characteristics* apply to both pre- and post-irradiation, as follows:

- All test are performed in accordance with MIL-PRF-38535 and test method 1019 of MIL-STD-883 for total ionizing dose (TID).
- The initial characterization is performed in qualification only on both biased and unbiased parts.
- Each wafer lot is tested at high dose rate only, in the worst bias case condition, based on the results obtained during the initial qualification.

Heavy ions

The behavior of the product when submitted to heavy ions is not tested in production. Heavy-ion trials are performed on qualification lots only.

Туре	Characteristics	Value	Unit
TID	High-dose rate (50 - 300 rad/sec)	300	krad
	SEL immunity up to: (with a particle angle of 60 °, at 125 °C)	135	
Heavy ions	SEL immunity up to: (with a particle angle of 0 °, at 125 °C)	67	MeV.cm²/mg
	SET/SEU immunity up to: (at 25 °C)	32	

Table 6. Radiations

4 Electrical characteristics

In *Table 7* below, V_{CC} = 3 V to 3.6 V, capa-load (CL) = 10 pF, typical values are at T_{amb} = +25 °C, min. and max values are at T_{amb} = -55 °C and + 125 °C unless otherwise specified.

Table 7. Electrical characteristics

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit	
Whole circ	cuit				•		
I _{CC}	Total enabled supply current, drivers and receivers enabled, not switching	Driver: V _{IN} = 0 V or V _{CC} and load = 100 W. receiver: V _{ID} = 400 mV		15	19	A	
I _{CCZ}	Total disabled supply current, loaded or not loaded, drivers and receivers disabled	R_{EN} and D_{EN} = GND Driver: V_{IN} = 0 V or V_{CC} Receiver: V_{ID} = 400 mV			4	mA 4	
V _{IH}	Input voltage high	D. D. and TTI inputs	2		V _{CC}	٧	
V _{IL}	Input voltage low	R _{EN} , D _{EN} , and TTL inputs	GND		0.8	V	
I _{IH}	High level input current	R_{EN} , D_{EN} , and TTL inputs $V_{CC} = 3.6 \text{ V}$, $V_{IN} = V_{CC}$	-10		10		
I _{IL}	Low level input current	R_{EN} , D_{EN} and TTL inputs $V_{CC} = 3.6 \text{ V}$, $V_{IN} = 0$	-10		10	10 +50 μA	
	LVDS outputs power off leakage current	V _{CC} = 0 V, V _{OUT} = 3.6 V	-50		+50		
l _{OFF} ⁽¹⁾	LVDS inputs power off leakage current	V _{CC} = 0 V, V _{IN} = -4 V to 5 V	-60		60		
	TTL I/Os power off leakage current	V_{CC} = 0 V V_{IN} , R_{EN} , and D_{EN} = 3.6 V V_{OUT} = 3.6 V	-10		10		
Driver	1						
V _{OH}	Output voltage high				1.65		
V _{OL}	Output voltage low		0.925			V	
V _{OD}	Differential output voltage		250		400		
DV _{OD}	Change of magnitude of V _{OD1} for complementary output states	$R_L = 100 \Omega$			10	mV	
V _{OS}	Offset voltage		1.125		1.45	٧	
DV _{OS}	Change of magnitude of V _{OS} for complementary output states				15	mV	
I _{os}	Output short-circuit current	V_{IN} = 0V and V_{OUT} - = 0 V or V_{IN} = V_{CC} and V_{OUT} + = 0 V	-9			mA	
I _{OZ}	High impedance output current	Disabled, V _{OUT} = 3.6 V or GND	-10		10	μΑ	
C _{IN}	Input capacitance			3		pF	



Table 7. Electrical characteristics (continued)

Symbol	Parameter	Test conditions	Min.	Тур.	Max.	Unit
t _{PHLD}	Propagation delay time, high to low output		0.5		1.5	
t _{PLHD}	Propagation delay time, low to high output		0.5		1.5	
t _r	Differential output signal rise time			0.8		
t _f	Differential output signal fall time	Load: refer to <i>Figure 3</i>		0.8		
t _{SK1}	Channel-to-channel skew ⁽²⁾				0.28	
t _{SK2}	Chip-to-chip skew ⁽³⁾⁽⁴⁾				0.7	ns
t _{SKD}	Differential skew ⁽⁵⁾ (t _{PHLD} -t _{PLHD})				0.3	110
t _{PHZ}	Propagation delay time, high level to high impedance output				2.8	
t _{PLZ}	Propagation delay time, low level to high impedance output	Load: refer to <i>Figure 4</i>			2.8	
t _{PZH}	Propagation delay time, high impedance to high level output	Load. Telef to Figure 4			2.5	
t _{PZL}	Propagation delay time, high impedance to low level output				2.5	
Receiver						
V	Differential input low threshold	V _{CM} = 1.2 V			-100	
V_{TL}	Differential input low tiffeshold	-4 V < V _{CM} < +5 V			-130	m\/
V	Differential input high threshold	V _{CM} = 1.2 V	+100			- mV
V _{TH}	Differential input high threshold	-4 V < V _{CM} < +5 V	+130			
V _{CL}	TTL input clamp voltage	I _{CL} = 18 mA			1.5	V
V _{CMR}	Common mode voltage range	V _{ID} = 200 mVp-p	- 4		+5	V
V_{CMREJ}	Common mode rejection ⁽⁶⁾	F = 10 MHz			300	mVp-p
I _{ID}	Differential Input current	V _{ID} = 400 mVp-p	-10		10	μА
I _{ICM}	Common mode Input current	V _{IC} = - 4 V to + 5 V	-70		70	μΑ
V _{OH}	Output voltage high	$I_{OH} = -0.4 \text{ mA}, V_{CC} = 3 \text{ V}$	2.7			V
V _{OL}	Output voltage low	$I_{OL} = 2 \text{ mA}, V_{CC} = 3 \text{ V}$			0.25]
I _{OS}	Output short circuit current	V _{OUT} = 0 V	-90		-30	mA
I _{OZ}	Output tri-state current	Disabled, V _{OUT} = 0 V or V _{CC}	-10		10	μΑ
C _{IN}	Input capacitance	IN+ or IN- to GND		3		pF
R _{out}	Output resistance			45		Ω



Symbol Test conditions Unit **Parameter** Min. Typ. Max. Propagation delay time, high to 1 t_{PHLD} 2.5 $V_{ID} = 200 \text{ mVp-p}$, input pulse low output from 1.1 V to 1.3 V, $V_{CM} = 1.2 \text{ V}$ ns Propagation delay time, low to Load: refer to Figure 6 1 **t**PLHD 25 high output Channel-to-channel skew⁽²⁾ 0.25 t_{SK1} Chip-to-chip skew(3)(4) $V_{ID} = 200 \text{ mVp-p}$ 0.7 t_{SK2} Load: refer to Figure 3 Differential skew⁽⁵⁾ 0.3 t_{SKD} (t_{PHLD}-t_{PLHD}) Output signal rise time t_r 0.9 Load: refer to Figure 3 Output signal fall time 0.9 t f Propagation delay time, low ns 3.8 t_{PLZ} level to high impedance output Propagation delay time, high 3.8 t_{PHZ} level to high impedance output Load: refer to Figure 4 Propagation delay time, high 3.8 t_{P7H} impedance to high level output Propagation delay time, high 3.8 t_{PZL} impedance to low level output t_{D1} Fail-safe to active time 1 μs Active to fail-safe time 1 t_{D2}

Table 7. Electrical characteristics (continued)

- 4. Guaranteed by design
- 5. t_{SKD} is the maximum delay time difference between t_{PHLD} and t_{PLHD}, see *Figure 3*.
- 6. Guaranteed by characterization on bench.

Cold sparing

The RHFLVDSR2D2 features a cold spare input and output buffer. In high reliability applications, cold sparing enables a redundant device to be tied to the data bus with its power supply at 0 V (V_{CC} = GND) without affecting the bus signals or injecting current from the I/Os to the power supplies. Cold sparing also allows redundant devices to be kept powered off so that they can be switched on only when required. This has no impact on the application. Cold sparing is achieved by implementing a high impedance between the I/Os and V_{CC} . ESD protection is ensured through a non-conventional dedicated structure.

Fail-safe

In many applications, inputs need a fail-safe function to avoid an uncertain output state when the inputs are not connected properly. For the drivers: in case of an LVDS input short circuit or floating inputs, the TTL outputs remain in stable logic-high state.

8/17 DocID025372 Rev 4

^{1.} All pins except pin under test and V_{CC} are floating

t_{SK1} is the maximum delay time difference between all outputs of the same device (measured with all inputs connected together).


t_{SK2} is the maximum delay time difference between outputs of all devices when they operate with the same supply voltage, at the same temperature.

5 Test circuit for the driver

Von Vout- Vout-

Figure 2. Voltage and current definition

Figure 3. Test circuit, timing and voltage definitions for differential output signal



- 1. All input pulses are supplied by a generator with the following characteristics: t_r or $t_f \le 1$ ns, $t_f = 1$ MHz, $t_$
- 2. The product is guaranteed in test with CL = 10 pF.

Test circuit for the driver RHFLVDSR2D2




Figure 4. Enable and disable waveforms

^{1.} All input pulses are supplied by a generator with the following characteristics: t_r or $t_f \le 1$ ns, t_{REN} or $t_{DEN} = 500$ kHz, and pulse width REN or DEN = 500 ns.

^{2.} The product is guaranteed in test with CL = 10 pF.

6 Test circuit for the receiver

V_{IN+} V_{IN-} V_{ID} Receiver V_{ID} V

Figure 5. Timing test circuit and waveforms

^{1.} All input pulses are supplied by a generator with the following characteristics: t_r or $t_f \le 1$ ns, $t_f = 1$ MHz, $t_f = 1$ MHz, $t_f = 1$ MHz, $t_f = 1$ ms, and duty cycle = 50%.

^{2.} The product is guaranteed in test with CL = 10 pF.




Figure 6. Enable and disable waveforms

- 1. All input pulses are supplied by a generator with the following characteristics: t_f or $t_f \le 1$ ns, t_G or $t_G = 500$ kHz, and pulse width G or $t_G = 500$ ns.
- 2. The product is guaranteed in test with CL = 10 pF.

7 Package information


In order to meet environmental requirements, ST offers these devices in different grades of ECOPACK packages, depending on their level of environmental compliance. ECOPACK specifications, grade definitions, and product status are available at: www.st.com. ECOPACK is an ST trademark.



Package information RHFLVDSR2D2

7.1 Ceramic Flat-18 package information


Figure 7. Ceramic Flat 18 package mechanical drawing



1. The upper metallic lid is electrically connected to ground.

Table 8. Ceramic Flat 18 package mechanical data

	Dimensions					
Ref.		Millimeters			Inches	
	Min.	Тур.	Max.	Min.	Тур.	Max.
А	2.18	2.46	2.74	0.86	0.097	0.108
A1	0.66	-	-	0.026	-	-
b	0.38	0.43	0.48	0.015	0.017	0.019
С	0.10	0.14	0.18	0.004	0.005	0.007
D	11.61	11.81	12.01	0.457	0.465	0.473
E	6.99	7.11	7.24	0.275	0.280	0.285
E2	4.67	4.82	4.98	0.184	0.19	0.196
E3	0.76	-	-	0.03	-	-
е	-	1.27	-	-	0.050	-
L	7.37	7.87	8.37	0.290	0.031	0.330
S1	0.13	-	-	0.005	-	-



Ordering information 8

Table 9. Order codes

Order code	Description	Temp. range	Package	Marking ⁽¹⁾	Packing
RHFLVDSR2D2K1	Engineering model	-55 °C to	Ceramic Flat-18	RHFLVDSR2D2K1	Strip pack
RHFLVDSR2D2K01V	QML-V flight	123 0	1 1at-10	5962F0620202VYC	pack

- Specific marking only. Complete marking includes the following:
 SMD pin (on QML-V flight only)

 - ST logo Date code (date the package was sealed) in YYWWA (year, week, and lot index of week)

 - QML logo (Q or V) Country of origin (FR = France).

Note:

Contact your ST sales office for information regarding the specific conditions for products in die form and QML-Q versions.

Shipping information 9

Date code

The date code is structured as follows:

- Engineering model: EM xyywwz
- QML flight model: FM yywwz

Where:

x = 3 (EM only), assembly location Rennes (France)

yy = last two digits of the year

ww = week digits

z = lot index of the week

Revision history RHFLVDSR2D2

10 Revision history

Table 10. Document revision history

Date	Revision	Changes
29-Oct-2013	1	Initial release
30-Oct-2014	2	 Updated production status and marking information relative to order code RHFLVDSR2D2K01V in Table 1: Device summary and Table 9: Order codes. Removed row regarding CL parameter from Table 5: Operating conditions. Changed title of Section 3 to "Radiation" and moved Electrical characteristics to Section 4. Updated the maximum channel-to-channel skew value from 0.2 ns to 0.25 ns in Table 7.
04-Mar-2015	3	 Added V_{OUT} to Table 4: Absolute maximum ratings. Added V_{CL} to Table 7: Electrical characteristics.
09-Nov-2023	4	- Added V _{IN} and V _{ID} in <i>Table 4: Absolute maximum ratings</i> .

IMPORTANT NOTICE - PLEASE READ CAREFULLY

STMicroelectronics NV and its subsidiaries ("ST") reserve the right to make changes, corrections, enhancements, modifications, and improvements to ST products and/or to this document at any time without notice. Purchasers should obtain the latest relevant information on ST products before placing orders. ST products are sold pursuant to ST's terms and conditions of sale in place at the time of order acknowledgement.

Purchasers are solely responsible for the choice, selection, and use of ST products and ST assumes no liability for application assistance or the design of Purchasers' products.

No license, express or implied, to any intellectual property right is granted by ST herein.

Resale of ST products with provisions different from the information set forth herein shall void any warranty granted by ST for such product.

ST and the ST logo are trademarks of ST. For additional information about ST trademarks, please refer to www.st.com/trademarks. All other product or service names are the property of their respective owners.

Information in this document supersedes and replaces information previously supplied in any prior versions of this document.

© 2023 STMicroelectronics - All rights reserved

