

General Description

PSoC® 6 MCU is a high-performance, ultra-low-power and secure MCU platform, purpose-built for IoT applications. The PSoC 63 with BLE product family, based on the PSoC 6 MCU platform, is a combination of a high-performance microcontroller with low-power flash technology, digital programmable logic, high-performance analog-to-digital and standard communication and timing peripherals.

The PSoC 63 family provides wireless connectivity with BLE 5.0 compliance.

Features

32-bit Dual-Core CPU Subsystem

- 150-MHz Arm® Cortex®-M4F CPU with single-cycle multiply (Floating Point and Memory Protection Unit)
- 100-MHz Cortex-M0+ CPU with single-cycle multiply and MPU
- User-selectable core logic operation at either 1.1 V or 0.9 V
- 8-KB Instruction Caches for both CPU cores
- Active CPU current slope with 1.1-V core operation
 - Cortex-M4: 40 µA/MHz
 - Cortex-M0+: 20 µA/MHz
- Active CPU current slope with 0.9-V core operation
 - Cortex-M4: 22 µA/MHz
 - Cortex-M0+: 15 µA/MHz
- Two DMA controllers with 16 channels each

Flash Memory Subsystem

- 1-MB Application Flash, 32-KB emulated EEPROM area, and 32-KB Supervisory Flash
- 288-KB SRAM with power and data retention control
- One-Time-Programmable (OTP) 1-Kb eFuse memory for validation and security

Bluetooth Low Energy (Bluetooth Smart) BT 5.0 Subsystem

- 2.4-GHz RF transceiver with 50-W antenna drive
- Digital PHY
- Link Layer engine supporting master and slave modes
- Programmable output power: up to 4 dBm
- RX sensitivity: -95 dBm
- RSSI: 4-dB resolution
- 5.7 mA TX (0 dBm) and 6.7 mA RX (2 Mbps) current with 3.3-V battery and internal SIMO Buck converter
- Link Layer engine supports four connections simultaneously
- Supports 2 Mbps LE data rate

Low-Power 1.7-V to 3.6-V Operation

- Six power modes for fine-grained power management
- Deep Sleep mode current of 7 µA with 64-KB SRAM retention
- On-chip Single-In Multiple Out (SIMO) DC-DC Buck converter, <1 µA quiescent current
- Backup domain with 64 bytes of memory and Real-Time Clock

Flexible Clocking Options

- On-chip crystal oscillators (4 to 35 MHz, and 32 kHz)
- Phase-locked Loop (PLL) for multiplying clock frequencies
- 8 MHz Internal Main Oscillator (IMO) with ±2% accuracy
- Ultra-low-power 32-kHz Internal Low-speed Oscillator (ILO)
- Frequency Locked Loop (FLL) for multiplying IMO frequency

QSPI Interface (QSPI)/Serial Memory Interface (SMIF)

- Execute-In-Place (XIP) from external Quad SPI Flash
- On-the-fly encryption and decryption
- 4-KB cache for greater XIP performance with lower power
- Supports single, dual, quad, dual-quad, and octal interfaces w/ throughput up to 640 Mbps

Serial Communication

- Nine run-time configurable serial communication blocks (SCBs)
 - Eight SCBs: configurable as SPI, I²C, or UARTs
 - One Deep Sleep SCB: configurable as SPI or I²C
- USB Full-Speed Dual-role Host and Device interface

Audio Subsystem

- Two PDM channels and one I²S channel with TDM mode

Timing and Pulse-Width Modulation

- Thirty-two timer/counter pulse-width modulators (TCPWM)
- Center-aligned, Edge, and Pseudo-random modes
- Comparator-based triggering of Kill signals

Programmable Analog

- 12-bit 1-Msps SAR ADC with differential and single-ended modes and 16-channel sequencer with result averaging
- Two low-power comparators available in Deep Sleep and Hibernate modes
- Built-in temp sensor connected to ADC
- One 12-bit voltage mode DAC with < 5-µs settling time
- Two opamps with low-power operation modes

Up to 78 Programmable GPIOs

- Two Smart I/O ports (16 I/Os) enable Boolean operations on GPIO pins; available during Deep Sleep
- Programmable drive modes, strengths, and slew rates
- Six overvoltage-tolerant (OVT) pins

Capacitive Sensing

- Cypress CapSense Sigma-Delta (CSD) provides best-in-class SNR, liquid tolerance, and proximity sensing
- Enables dynamic usage of both self and mutual sensing

Automatic hardware tuning (SmartSense™)

Cryptography Accelerators

- Hardware acceleration for symmetric and asymmetric cryptographic methods and hash functions
- True Random Number Generator (TRNG) function

Programmable Digital

- 12 programmable logic blocks, each with 8 Macrocells and an 8-bit data path (called universal digital blocks or UDBs)
- Usable as drag-and-drop Boolean primitives (gates, registers), or as Verilog programmable blocks
- Cypress-provided peripheral component library using UDBs to implement functions such as Communication peripherals (for example, LIN, UART, SPI, I²C, S/PDIF and other protocols), Waveform Generators, Pseudo-Random Sequence (PRS) generation, and many other functions.)

Energy Profiler

- Block that provides history of time spent in different power modes
- Allows software energy profiling to observe and optimize energy consumption

Packages

- 116-BGA and 104-MCSP packages with PSoC 6 and BLE Radio
- 104-MCSP package with BLE Radio and USB 68-QFN package

Contents

| | | | |
|--|-----------|--|-----------|
| Development Ecosystem | 4 | Analog Peripherals | 46 |
| PSoC 6 MCU Resources | 4 | Digital Peripherals | 55 |
| PSoC Creator | 5 | Memory | 57 |
| ModusToolbox™ IDE and the PSoC 6 SDK | 5 | System Resources | 58 |
| Blocks and Functionality | 7 | Ordering Information | 70 |
| Functional Description | 8 | Packaging | 72 |
| CPU and Memory Subsystem | 8 | Acronyms | 77 |
| System Resources | 10 | Document Conventions | 79 |
| BLE Radio and Subsystem | 13 | Unit of Measure | 79 |
| Programmable Analog Subsystem | 14 | Errata | 80 |
| Programmable Digital | 16 | Revision History | 82 |
| Fixed-Function Digital | 16 | Sales, Solutions, and Legal Information | 83 |
| GPIO | 17 | Worldwide Sales and Design Support | 83 |
| Special-Function Peripherals | 17 | Products | 83 |
| Power Supply Considerations | 37 | PSoC® Solutions | 83 |
| Electrical Specifications | 39 | Cypress Developer Community..... | 83 |
| Absolute Maximum Ratings..... | 39 | Technical Support | 83 |
| Device-Level Specifications | 39 | | |

Development Ecosystem

PSoC 6 MCU Resources

Cypress provides a wealth of data at www.cypress.com to help you select the right PSoC device and quickly and effectively integrate it into your design. The following is an abbreviated, hyperlinked list of resources for PSoC 6 MCU:


- **Overview:** [PSoC Portfolio](#), [PSoC Roadmap](#)
- **Product Selectors:** [PSoC 6 MCU](#)
- **Application Notes** cover a broad range of topics, from basic to advanced level, and include the following:
 - [AN221774](#): Getting Started with PSoC 6 MCU
 - [AN210781](#): Getting Started with PSoC 6 MCU BLE
 - [AN218241](#): PSoC 6 MCU Hardware Design Guide
 - [AN213924](#): PSoC 6 MCU Device Firmware Update Guide
 - [AN215656](#): PSoC 6 MCU Dual-CPU System Design
 - [AN219528](#): PSoC 6 MCU Power Reduction Techniques
 - [AN221111](#): PSoC 6 MCU Creating a Secure System
 - [AN85951](#): PSoC 4, PSoC 6 MCU CapSense Design Guide
- **Code Examples** demonstrate product features and usage, and are also available on [Cypress GitHub repositories](#).
- **Technical Reference Manuals (TRMs)** provide detailed descriptions of PSoC 6 MCU architecture and registers.
- **PSoC 6 MCU Programming Specification** provides the information necessary to program PSoC 6 MCU nonvolatile memory
- **Development Tools**
 - [ModusToolbox™](#) enables cross platform code development with a robust suite of tools and software libraries
 - [PSoC 6 BLE: CY8CKIT-062-BLE](#) supports the PSoC 63 series MCU with Bluetooth Low-Energy (BLE) connectivity.
 - [PSoC 62: CY8CKIT-062-Wi-Fi-/BT](#) supports the PSoC 62 series MCU with WiFi and Bluetooth connectivity.
 - [PSoC 6 CAD libraries](#) provide footprint and schematic support for common tools
- **Training Videos** are available on a wide range of topics including the [PSoC 6 MCU 101 series](#)
- **Cypress Developer Community** enables connection with fellow PSoC developers around the world, 24 hours a day, 7 days a week, and hosts a dedicated [PSoC 6 MCU Community](#)

PSoC Creator

PSoC Creator is a free Windows-based Integrated Design Environment (IDE). It enables you to design hardware and firmware systems concurrently, based on PSoC 6 MCU. As shown below, with PSoC Creator, you can:

1. Explore the library of 200+ Components in PSoC Creator
2. Drag and drop Component icons to complete your hardware system design in the main design workspace
3. Configure Components using the Component Configuration Tools and the Component datasheets
4. Co-design your application firmware and hardware in the PSoC Creator IDE or build project for 3rd party IDE
5. Prototype your solution with the PSoC 6 Pioneer Kits. If a design change is needed, PSoC Creator and Components enable you to make changes on the fly without the need for hardware revisions.

Figure 1. PSoC Creator Schematic Entry and Components



ModusToolbox™ IDE and the PSoC 6 SDK


ModusToolbox is an Eclipse-based development environment on Windows, macOS, and Linux platforms that includes the ModusToolbox IDE and the PSoC 6 SDK. The ModusToolbox IDE brings together several device resources, middleware, and firmware to build an application. Using ModusToolbox, you can enable and configure device resources and middleware libraries, write C/assembly source code, and program and debug the device.

The PSoC 6 SDK is the software development kit for the PSoC 6 MCU. The SDK makes it easier to develop firmware for supported devices without the need to understand the intricacies of the device resources.

For additional detail on using the Cypress tools, refer to [AN221774: Getting Started with PSoC 6 MCU](#) and the documentation and help integrated into ModusToolbox. As [Figure 2](#) shows, with the ModusToolbox IDE, you can:

1. Create a new application based on a list of starter applications, filtered by kit or device, or browse the collection of code examples online.
2. Configure device resources in *design.modus* to build your hardware system design in the workspace.
3. Add software components or middleware.
4. Develop your application firmware.

Figure 2. ModusToolbox IDE Resources and Middleware




Blocks and Functionality

Figure 3 shows the block diagram.

There are five major subsystems: CPU subsystem, BLE subsystem, system resources, peripheral blocks, and I/O subsystem.

Figure 3. Block Diagram

Figure 3 shows the subsystems of the chip and gives a very simplified view of their inter-connections (Multi-layer AHB is used in



practice). The color-coding shows the lowest power mode where the particular block is still functional (for example, LP Comparator is functional in Deep Sleep mode).

The PSoc 6 devices include extensive support for programming, testing, debugging, and tracing both hardware and firmware.

Complete debug-on-chip functionality enables full device debugging in the final system using the standard production device. It does not require special interfaces, debugging pods, simulators, or emulators. Only the standard programming connections are required to fully support debug.

The ModusToolbox Integrated Development Environment (IDE) provides fully integrated programming and debug support for these devices. The SWJ (SWD and JTAG) interface is fully compatible with industry-standard third party probes. There are three debug access ports, one each for CM4 and CM0+, and a system port. These debug access ports can be enabled or disabled independently based on the user-generated security policies provisioned in the device.

Additionally, all device interfaces can be permanently disabled (device security) for applications concerned about attacks due to a maliciously reprogrammed device or attempts to defeat security by starting and interrupting flash programming sequences. All programming, debug, and test interfaces are disabled when maximum device security is enabled.

The PSoc Creator Integrated Development Environment (IDE) provides fully integrated programming and debug support for PSoc 6 devices. The SWJ (SWD and JTAG) interface is fully compatible with industry-standard third party probes. With the ability to disable debug features, with very robust flash protection, and by allowing customer-proprietary functionality to be implemented in on-chip programmable blocks, the PSoc 6 family provides a very high level of security.

Functional Description

The following sections provide an overview of the features, capabilities and operation of each functional block identified in the block diagram in [Figure 3](#). For more detailed information, refer to the following three references.

■ Peripheral Driver Library (PDL) Application Programming Interface (API) Reference Manual.

PDL provides low-level drivers for each resource in the device, and supports the entire PSoC 6 MCU portfolio. PDL is an element of the PSoC 6 SDK, which is installed as part of [ModusToolbox](#). With ModusToolbox installed, you can access the PDL API reference manual either from the Documentation tab of the Quick Panel, or you can navigate directly to it at `<install_directory>\ModusToolbox_<version>\libraries\psoc6sw-<version>\docs`. Using PDL should be the primary means of interacting with the PSoC 6 MCU hardware.

■ Architecture Technical Reference Manual (TRM)

The architecture TRM provides the detailed description of each resource in the device. This is the next reference to use if it is necessary to understand the operation of the hardware below the software provided by PDL. It describes the architecture and functionality of each resource and explains the operation of each resource in all modes. It provides specific guidance regarding the use of associated registers.

■ Register Technical Reference Manual

The register TRM provides the complete list of all registers in the device. It includes the breakdown of all register fields, their possible settings, read/write accessibility, and default states. All registers that have a reasonable use in typical applications have functions to access them from within PDL. Note that ModusToolbox and PDL may provide software default conditions for some registers that are different from and override the hardware defaults.

CPU and Memory Subsystem

PSoC 63 has multiple bus masters, as [Figure 3](#) shows. They are: two CPUs, two DMA controllers, and a Crypto block. Generally, in , all memory and peripherals can be accessed and shared by all bus masters through multi-layer Arm AMBA high-performance bus (AHB) arbitration. Accesses between Cores can be synchronized using an inter-processor communication (IPC) block.

CPU

There are two Arm Cortex CPUs:

The Cortex-M4 (CM4) CPU has single-cycle multiply, a floating-point unit (FPU), and a memory protection unit (MPU). It can run at up to 150 MHz. This is the main CPU, designed for a short interrupt response time, high code density, and high throughput.

CM4 implements a version of the Thumb instruction set based on Thumb-2 technology (defined in the *Armv7-M Architecture Reference Manual*). The Cortex M4 is used for user Application code. The Cortex M0+ is used for System functions (not user programmable).

The Cortex-M0+ (CM0+) CPU has single-cycle multiply, and an MPU. It can run at up to 100 MHz; however, for CM4 speeds

above 100 MHz, CM0+ and bus peripherals are limited to half the speed of CM4. Thus, for CM4 running at 150 MHz, CM0+ and peripherals are limited to 75 MHz.

CM0+ is the secondary CPU; it is used to implement system calls and device-level security, safety, and protection features. CM0+ provides a secure, uninterruptible boot function. This guarantees that post boot, system integrity is checked and memory and peripheral access privileges are enforced.

CM0+ implements the Armv6-M Thumb instruction set (defined in the *Armv6-M Architecture Reference Manual*).

These CPUs have the following power draw, at $V_{DD} = 3.3\text{ V}$ and using the internal buck regulator:

Table 1. Active Current Slope at $V_{DD} = 3.3\text{ V}$ Using the Internal Buck Regulator

| | | System Power Mode | |
|-----|------------|-----------------------------|-----------------------------|
| | | ULP | LP |
| CPU | Cortex-M0+ | 15 $\mu\text{A}/\text{MHz}$ | 20 $\mu\text{A}/\text{MHz}$ |
| | Cortex-M4 | 22 $\mu\text{A}/\text{MHz}$ | 40 $\mu\text{A}/\text{MHz}$ |

These CPUs can be selectively placed in their Sleep and Deep Sleep power modes as defined by Arm.

Each CPU has an 8-KB instruction cache with 4-way set associativity. Both CPUs have nested vectored interrupt controllers (NVIC) for rapid and deterministic interrupt response, and wakeup interrupt controllers (WIC) for CPU wakeup from Deep Sleep power mode.

These CPUs have extensive debug support. has a debug access port (DAP) that acts as the interface for device programming and debug. An external programmer or debugger (the “host”) communicates with the DAP through the device serial wire debug (SWD) or Joint Test Action Group (JTAG) interface pins. Through the DAP (and subject to device security restrictions), the host can access the device memory and peripherals as well as the registers in both CPUs.

Each CPU offers debug and trace features as follows:

- CM4 supports six hardware breakpoints and four watchpoints, 4-bit embedded trace macrocell (ETM), serial wire viewer (SWV), and printf()-style debugging through the single wire output (SWO) pin.
- CM0+ supports four hardware breakpoints and two watchpoints, and a micro trace buffer (MTB) with 4 KB dedicated RAM.

PSoC 63 also has an Embedded Cross Trigger for synchronized debugging and tracing of both CPUs.

Interrupts

PSoC 63 with BLE has 147 system and peripheral interrupt sources and supports interrupts and system exception on both CPUs. CM4 has 147 interrupt request lines (IRQ), with the interrupt source ‘n’ directly connected to IRQn. CM0+ has 32 interrupts IRQ[31:0] with configurable mapping of one system interrupt source to any of the IRQ[31:0].

Each interrupt supports configurable priority levels (eight levels for CM4 and four levels for CM0+). One system interrupt can be mapped to each of the CPU’s non-maskable interrupt (NMI). Up to 41 interrupt sources are capable of waking the device from

Deep Sleep power mode using the WIC. Refer to the technical reference manual for details.

DMA Controllers

There are two DMA controllers with 16 channels each. They support independent accesses to peripherals using the AHB Multi-layer bus. The descriptors for DMA channels can be in SRAM or flash. Therefore, the number of descriptors are limited only by the size of the memory. Each descriptor can transfer data in two nested loops with configurable address increments to the source and destination. The size of data transfer per descriptor varies based on the type of DMA channel. Refer to the technical reference manual for detail.

Cryptography Accelerator (Crypto)

This subsystem consists of hardware implementation and acceleration of cryptographic functions and random number generators.

The Crypto subsystem supports the following:

- Encryption/Decryption Functions
 - Data Encryption Standard (DES)
 - Triple DES (3DES)
 - Advanced Encryption Standard (AES) (128-, 192-, 256-bit)
 - Elliptic Curve Cryptography (ECC)
 - RSA cryptography functions
- Hashing functions
 - Secure Hash Algorithm (SHA)
 - SHA1
 - SHA224/256/384/512
- Message authentication functions (MAC)
 - Hashed message authentication code (HMAC)
 - Cipher-based message authentication code (CMAC)
- 32-bit cyclic redundancy code (CRC) generator
- Random number generators
 - Pseudo random number generator (PRNG)
 - True random number generator (TRNG)

Protection Units

PSoC 63 with BLE has multiple types of protection units to control erroneous or unauthorized access to memory and peripheral registers. CM4 and CM0+ have Arm MPUs for protection at the bus master level. Other bus masters use additional MPUs. Shared memory protection units (SMPUs) help implement memory protection for memory/ resources that are shared among multiple bus masters. Peripheral protection units (PPU) are similar to SMPUs but are designed for protecting the peripheral register space.

Protection units support memory and peripheral access attributes including address range, read/write, code/data, privilege level, secure/non-secure, and protection context.

Protection units are configured at secure boot to control access privileges and rights for bus masters and peripherals.

Up to eight protection contexts (secure boot is in protection context 0) allow access privileges for memory and system resources to be set by the secure boot process per protection context by bus master and code privilege level. Multiple protection contexts are supported on a single CPU.

Memory

PSoC 63 with BLE contains flash, SRAM, ROM, and eFuse memory blocks.

■ Flash

Up to 1 MB of user-programmable application flash is provided, with two additional 32-KB flash sectors. The application flash is organized into 256-KB sectors. The first 32-KB flash sector is typically used for EEPROM emulation or equivalent data storage. The second 32-KB region is the supervisory flash (SFlash). Data stored in SFlash includes device trim values, [Flash Boot](#) executable code, and encryption keys. After the device transitions into secure mode, SFlash can no longer be changed.

The flash has 128-bit-wide accesses to reduce power. Write operations can be performed at the row level. A row, also referred to as a page, is 512 bytes. Read operations are supported in both System Low Power and Ultra-Low Power modes, however write operations may not be performed in System Ultra-Low Power mode.

■ SRAM

There is 184 KB of SRAM memory available for applications. It can be fully retained or retained in increments of user-designated 32 KB blocks. The remaining 104 KB is reserved for system usage.

■ ROM

The 128-KB ROM, also referred to as the supervisory ROM (SROM), provides code ([ROM Boot](#)) for several system functions. The PSoC 6 MCU ROM contains device initialization, flash write, security, eFuse programming, and other system-level routines. ROM code is executed only by the CM0+ CPU, in protection context 0. A system function can be initiated by either CPU, or through the DAP. This causes an NMI interrupt in CM0+, which causes CM0+ to execute the system function.

■ eFuse

One-time-programmable eFuse consists of 1024 bits, of which 512 are reserved for system use. The remaining bits are available for storing security key information, hash values, unique IDs or other similar user-defined content. Each fuse is individually programmed; once programmed (or "blown"), its state cannot be changed. Blowing a fuse transitions it from the default state of 0 to 1. To program an eFuse, VDDIO0 must be at 2.5 V \pm 5%, with a current draw of 14 mA (max).

Boot Code

Two blocks of code, **ROM Boot** and **Flash Boot**, are pre-programmed into the device and work together to provide device startup and configuration, basic security features, life-cycle stage management and other system functions.

■ ROM Boot

On a device reset, the boot code in ROM is the first code to execute. This code performs the following:

- Integrity checks of flash boot code
- Device trim setting (calibration)
- Setting the device protection units
- Setting device access restrictions for secure life-cycle states

ROM cannot be changed and acts as the Root of Trust in a secure system. ROM code will guarantee secure boot if authentication of application flash is required.

■ Flash Boot

Flash boot is firmware stored in SFlash and some part of User Flash that ensures that only a validated application may run on the device. It also ensures that the firmware image has not been modified, such as by a malicious third party.

Flash boot:

- Is validated by ROM Boot
- Runs after ROM Boot and before the user application
- Verifies the integrity of the user application
- Enables system calls
- Configures the Debug Access Port
- Launches the user application in the CM4

If the user application cannot be validated, then flash boot ensures that the device is transitioned into a safe state.

Memory Map

Both CPUs have a fixed address map, with shared access to memory and peripherals. The 32-bit (4 GB) address space is divided into the regions shown in **Table 2**. Note that code can be executed from the code and SRAM regions.

Table 2. Address Map for CM4 and CM0+

| Address Range | Name | Use |
|---------------------------|-----------------|---|
| 0x0000 0000 – 0x1FFF FFFF | Code | Program code region. Data can also be placed here. It includes the exception vector table, which starts at address 0. |
| 0x2000 0000 – 0x3FFF FFFF | SRAM | Data region. Code can also be executed from this region. Note that CM4 bit-band in this region is not supported. |
| 0x4000 0000 – 0x5FFF FFFF | Peripheral | All peripheral registers. Code cannot be executed from this region. Note that CM4 bit-band in this region is not supported. |
| 0x6000 0000 – 0x9FFF FFFF | External RAM | Code can be executed from this region. |
| 0xA000 0000 – 0xDFFF FFFF | External device | Not used. |

Table 2. Address Map for CM4 and CM0+ (continued)

| Address Range | Name | Use |
|----------------------------|------------------------|--|
| 0xE000 0000 – 0xE00F FFFF | Private peripheral Bus | Provides access to peripheral registers within the CPU core. |
| 0xE010 0A000 – 0xFFFF FFFF | Device | Device-specific system registers. |

The device memory map shown in **Table 3** applies to both CPUs. That is, the CPUs share access to all PSoC 6 MCU memory and peripheral registers. Note that code can be executed from the Code, SRAM, and external RAM regions.

Table 3. Internal Memory Address Map for CM4 and CM0+

| Address Range | Memory Type | Size |
|---------------------------|---|--------------|
| 0x0000 0000 – 0x0001 FFFF | ROM | 128 KB |
| 0x0800 0000 – 0x0804 7FFF | SRAM | Up to 288 KB |
| 0x1000 0000 – 0x100F FFFF | Application flash | Up to 1 MB |
| 0x1400 0000 – 0x1400 7FFF | EEPROM emulation flash | 32 KB |
| 0x1600 0000 – 0x1600 7FFF | Supervisory flash | 32 KB |
| 0x1800 0000 – 0x1FFF FFFF | External memory execute in place region | Up to 128 MB |

Note that the SRAM is located in the Code region for both CPUs (see **Table 2**). There is no physical memory located in the CPUs' SRAM region.

System Resources

Power System

The power system provides assurance that voltage levels are as required for each respective mode and will either delay mode entry (on power-on reset (POR), for example) until voltage levels are as required for proper function or generate resets (brown-out detect (BOD)) when the power supply drops below specified levels. The design guarantees safe chip operation between power supply voltage dropping below specified levels (for example, below 1.7 V) and the reset occurring. There are no voltage sequencing requirements.

The V_{DD} supply (1.7 to 3.6 V) powers an on-chip buck regulator or an LDO, selectable by the user. In addition, both the buck and the LDO offer a selectable (0.9 or 1.1 V) core operating voltage (V_{CCD}). The selection lets users choose between two system power modes:

- **System Low Power (LP)** operates V_{CCD} at 1.1 V and offers high performance, with no restrictions on any of the device configurations.
- **System Ultra Low Power (ULP)** operates V_{CCD} at 0.9 V for exceptional low power results, but imposes limitations on maximum clock speeds.

An additional backup domain adds an “always on” functionality using a separate power domain supplied by a backup supply (V_{BACKUP}) such as a battery or supercapacitor. It includes a real-time clock (RTC) with alarm feature, supported by a 32.768-kHz watch crystal oscillator (WCO), and

power-management IC (PMIC) control. Pin 5 of Port 0 (P0.5) can be assigned as an enable signal for an external PMIC. RTC alarms can be used as a trigger for the PMIC enable signal.

Power Modes

PSoC 6 MCU can operate in four system and three CPU power modes. These modes are intended to minimize the average power consumption in an application. For more details on power modes and other power-saving configuration options, see the application note, [AN219528: PSoC 6 MCU Low-Power Modes and Power Reduction Techniques](#) and the [Architecture TRM, Power Modes chapter](#).

Power modes supported by PSoC 6 MCUs, in the order of decreasing power consumption, are:

- System Low Power (LP) – All peripherals and CPU power modes are available at maximum speed
- System Ultra Low Power (ULP) – All peripherals and CPU power modes are available, but with limited speed
- CPU Active – CPU is executing code in system LP or ULP mode
- CPU Sleep – CPU code execution is halted in system LP or ULP mode
- CPU Deep Sleep – CPU code execution is halted and system Deep Sleep is requested in system LP or ULP mode
- System Deep Sleep – Only low-frequency peripherals are available after both CPUs enter CPU Deep Sleep mode
- System Hibernate – Device and I/O states are frozen and the device resets on wakeup

CPU Active, Sleep, and Deep Sleep are standard Arm-defined power modes supported by the Arm CPU instruction set architecture (ISA). LP, ULP, Deep Sleep and Hibernate modes are additional low-power modes supported by PSoC 6 MCU. Hibernate mode is the lowest power mode in the PSoC 6 MCU and on wakeup, the CPU and all peripherals go through a reset.

Clock System

The PSoC 63 with BLE clock system consists of the following (see [Figure 3](#)):

- IMO
- ILO/PILO
- Watch crystal oscillator (WCO)
- External MHz crystal oscillator (ECO)
- External clock input
- One PLL
- One FLL

Clocks may be buffered and brought out to a pin on a smart I/O port.

IMO Clock Source

The IMO is the primary source of internal clocking. It is trimmed during testing to achieve the specified accuracy. The IMO default frequency is 8 MHz. IMO tolerance is $\pm 2\%$ and its current consumption is less than 10 μA .


ILO Clock Source

The ILO is a very low power oscillator, nominally 32 kHz, which operates in all power modes. The ILO can be calibrated against a higher accuracy clock for better accuracy.

Precision ILO (PILO)

PILO is an additional source that can provide a more accurate 32.768-kHz clock than ILO when periodically calibrated using a high-accuracy clock such as the ECO. The PILO works in Deep Sleep and higher modes. It does not work in Hibernate mode.

Figure 4. Clocking Diagram



Watchdog Timer

A watchdog timer is implemented in the clock block running from the ILO; this allows watchdog operation during Deep Sleep and Hibernate modes, and generates a watchdog reset if not serviced before the timeout occurs. The watchdog reset is recorded in the Reset Cause register.

Clock Dividers

Integer and fractional clock dividers are provided for peripheral use and timing purposes. There are:

- Eight 8-bit clock dividers
- Sixteen 16-bit integer clock dividers
- Four 16.5-bit fractional clock dividers
- One 24.5-bit fractional clock divider

Trigger Routing

PSoC 6 MCU contains a trigger multiplexer block. This is a collection of digital multiplexers and switches that are used for routing trigger signals between peripheral blocks and between GPIOs and peripheral blocks.

Reset

PSoC 6 MCU can be reset from a variety of sources:

- Power-on reset (POR) to hold the device in reset while the power supply ramps up to the level required for the device to function properly. POR activates automatically at power-up.
- Brown-out detect (BOD) reset to monitor the digital voltage supply V_{DDD} and generate a reset if V_{DDD} falls below the minimum required logic operating voltage.
- External reset (XRES) to reset the device using an external input. The XRES pin is active LOW – a logic ‘1’ on the pin has no effect and a logic ‘0’ causes reset. The pin is pulled to logic ‘1’ inside the device. XRES is available as a dedicated pin.
- Watchdog timer (WDT) reset to reset the device if the firmware execution fails to service the watchdog timer within a specified timeout period.
- Software-initiated reset to reset the device on demand using firmware.
- Logic-protection fault can trigger an interrupt to a fault handler or reset the device if unauthorized operating conditions occur; for example, reaching a debug breakpoint while executing privileged code.
- Hibernate wakeup reset to bring the device out of the Hibernate low-power mode.

Reset events are asynchronous and guarantee reversion to a known state. Some of the reset sources are recorded in a register, which is retained through reset and allows software to determine the cause of the reset.

BLE Radio and Subsystem

PSoC 63 with BLE incorporates a Bluetooth Smart subsystem that contains the Physical Layer (PHY) and Link Layer (LL) engines with an embedded security engine. The physical layer consists of the digital PHY and the RF transceiver that transmits and receives GFSK packets at 2 Mbps over a 2.4-GHz ISM band, which is compliant with Bluetooth Smart Bluetooth Specification 5.0. The baseband controller is a composite hardware and firmware implementation that supports both master and slave modes. Key protocol elements, such as HCI and link control, are implemented in firmware. Time-critical functional blocks, such as encryption, CRC, data whitening, and access code correlation, are implemented in hardware (in the LL engine).

The RF transceiver contains an integrated balun, which provides a single-ended RF port pin to drive a 50-Ω antenna via a matching/filtering network. In the receive direction, this block converts the RF signal from the antenna to a digital bit stream after performing GFSK demodulation. In the transmit direction, this block performs GFSK modulation and then converts a digital baseband signal to a radio frequency before transmitting it to air through the antenna.

Key features of BLESS are as follows:

- Master and slave single-mode protocol stack with logical link control and adaptation protocol (L2CAP), attribute (ATT), and security manager (SM) protocols
- API access to generic attribute profile (GATT), generic access profile (GAP), and L2CAP
- L2CAP connection-oriented channel (Bluetooth 4.1 feature)
- GAP features
 - Broadcaster, Observer, Peripheral, and Central roles
 - Security mode 1: Level 1, 2, and 3
 - User-defined advertising data
 - Multiple bond support
- GATT features
 - GATT client and server
 - Supports GATT sub-procedures
 - 32-bit universally unique identifier (UUID) (Bluetooth 4.1 feature)
- Security Manager (SM)
 - Pairing methods: Just works, Passkey Entry, and Out of Band
 - LE Secure Connection Pairing model
 - Authenticated man-in-the-middle (MITM) protection and data signing
- Link Layer (LL)
 - Master and Slave roles
 - 128-bit AES engine
 - Low-duty cycle advertising
 - LE Ping
- Supports all SIG-adopted BLE profiles
- Power levels for Adv (1.28s, 31 bytes, 0 dBm) and Con (300 ms, 0 byte, 0 dBm) are 42 μW and 70 μW respectively

Programmable Analog Subsystem

12-bit SAR ADC

The 12-bit, 1-Msps SAR ADC can operate at a maximum clock rate of 18 MHz and requires a minimum of 18 clocks at that frequency to do a 12-bit conversion. One of three internal reference voltages may be used for the ADC reference voltage. The references are, V_{DD} , $V_{DD}/2$, and V_{REF} (nominally 1.2 V and trimmed to $\pm 1\%$). An external reference may also be used, by either driving the VREF pin or routing an external reference to GPIO pin P9.7. These reference options allow ratio-metric readings or absolute readings at the accuracy of the reference used. The input range of the ADC is the full supply voltage between V_{SS} and V_{DDA}/V_{DDIOA} . The SAR ADC may be configured with a mix of single ended and differential signals in the same configuration.

The SAR ADC's sample-and-hold (S/H) aperture is programmable to allow sufficient time for signals with a high impedance to settle sufficiently, if required. System performance will be 65 dB for true 12-bit precision provided appropriate references are used and system noise levels permit it. To improve performance in noisy conditions, an external bypass capacitor for the internal reference amplifier (through the fixed "VREF" pin), may be added.

The SAR is connected to a fixed set of pins through an input sequencer. The sequencer cycles through the selected channels autonomously (sequencer scan) and does so with zero switching overhead (that is, the aggregate sampling bandwidth is equal to 1 Msps whether it is for a single channel or distributed over several channels). The result of each channel is buffered, so that an interrupt may be triggered only when a full scan of all channels is complete. Also, a pair of range registers can be set to detect and cause an interrupt if an input exceeds a minimum and/or maximum value. This allows fast detection of out-of-range values without having to wait for a sequencer scan to be completed and the CPU to read the values and check for out-of-range values in software. The SAR can also be connected, under firmware control, to most other GPIO pins via the Analog Multiplexer Bus (AMUXBUS). The SAR is not available in Deep Sleep and Hibernate modes as it requires a high-speed clock (up to 18 MHz). The SAR operating range is 1.71 to 3.6 V.

Temperature Sensor

An on-chip temperature sensor is part of the SAR sequencer block and may be scanned by the SAR ADC. It consists of a diode, which is biased by a current source that can be disabled to save power. The temperature sensor may be connected directly to the SAR ADC as one of the measurement channels. The ADC digitizes the temperature sensor's output and a Cypress-supplied software function may be used to convert the reading to temperature which includes calibration and linearization.

12-bit Digital-Analog Converter

There is a 12-bit voltage mode DAC on the chip, which can settle in less than 5 μ s. The DAC may be driven by the DMA controllers to generate user-defined waveforms. The DAC output from the chip can either be the resistive ladder output (highly linear near ground) or a buffered output.


Continuous Time Block (CTBm) with Two Opamps

This block consists of two opamps, which have their inputs and outputs connected to fixed pins and have three power modes and a comparator mode. The outputs of these opamps can be used as buffers for the SAR inputs. The non-inverting inputs of these opamps can be connected to either of two pins, thus allowing independent sensors to be used at different times. The pin selection can be made via firmware. The opamps can be set to one of the four power levels; the lowest level allowing operation in Deep Sleep mode in order to preserve lower performance Continuous-Time functionality in Deep Sleep mode. The DAC output can be buffered through an opamp.

Low-Power Comparators

Two low-power comparators are provided, which can operate in all power modes. This allows other analog system resources to be disabled while retaining the ability to monitor external voltage levels during Deep Sleep and Hibernate modes. The comparator outputs are normally synchronized to avoid metastability unless operating in an asynchronous power mode (Hibernate) where the system wake-up circuit is activated by a comparator-switch event.

Figure 5. Analog Subsystem



Programmable Digital

Smart I/O

Smart I/O™ is a programmable logic fabric that enables Boolean operations on signals traveling from device internal resources to the GPIO pins or on signals traveling into the device from external sources. The Smart I/O block sits between the GPIO pins and the high-speed I/O matrix (HSIOM) and is dedicated to a single port.

There are two Smart I/O blocks: one on Port 8 and one on Port 9. When the Smart I/O is not enabled, all signals on Port 8 and Port 9 bypass the Smart I/O hardware.

Smart I/O supports:

- Deep Sleep operation
- Boolean operations without CPU intervention
- Asynchronous or synchronous (clocked) operation

Each Smart I/O block contains a data unit (DU) and eight look up tables (LUTs).

The DU:

- Performs unique functions based on a selectable opcode.
- Can source input signals from internal resources, the GPIO port, or a value in the DU register.

Each LUT:

- Has three selectable input sources. The input signals may be sourced from another LUT, an internal resource, an external signal from a GPIO pin, or from the DU.
- Acts as a programmable Boolean logic table.
- Can be synchronous or asynchronous.

Universal Digital Blocks (UDBs) and Port Interfaces

PSoC 63 has 12 UDBs; the UDB array also provides a switched Digital System Interconnect (DSI) fabric that allows signals from peripherals and ports to be routed to and through the UDBs for communication and control.

Fixed-Function Digital

Timer/Counter/PWM Block

- The TCPWM supports the following operational modes:
 - Timer-counter with compare
 - Timer-counter with capture
 - Quadrature decoding
 - Pulse width modulation (PWM)
 - Pseudo-random PWM
 - PWM with dead time
- Up, down, and up/down counting modes.
- Clock prescaling (division by 1, 2, 4, ... 64, 128)
- Double buffering of compare/capture and period values
- Underflow, overflow, and capture/compare output signals
- Supports interrupt on:
 - Terminal count – Depends on the mode; typically occurs on overflow or underflow
 - Capture/compare – The count is captured to the capture register or the counter value equals the value in the compare register

- Complementary output for PWMs
- Selectable start, reload, stop, count, and capture event signals for each TCPWM with rising edge, falling edge, both edges, and level trigger options. The TCPWM has a Kill input to force outputs to a predetermined state.

In this device there are:

- Eight 32-bit TCPWMs
- Twenty-four 16-bit TCPWMs

Serial Communication Blocks (SCB)

PSoC 62 has 9 SCBs:

- Eight can implement either I²C, UART, or SPI.
- One SCB can operate in Deep Sleep with an external clock, this SCB can be either SPI slave or I²C slave.

I²C Mode: The SCB can implement a full multi-master and slave interface (it is capable of multimaster arbitration). This block can operate at speeds of up to 1 Mbps (Fast Mode Plus). It also supports EzI²C that creates a mailbox address range in the memory of PSoC 63 and effectively reduces the I²C communication to reading from and writing to an array in the memory. The SCB supports a 256-byte FIFO for receive and transmit.

The I²C peripheral is compatible with I²C standard-mode, Fast Mode, and Fast Mode Plus devices as defined in the NXP I²C-bus specification and user manual (UM10204). The I²C bus I/O is implemented with GPIO in open-drain modes.

UART Mode: This is a full-feature UART operating at up to 8 Mbps. It supports automotive single-wire interface (LIN), infrared interface (IrDA), and SmartCard (ISO7816) protocols, all of which are minor variants of the basic UART protocol. In addition, it supports the 9-bit multiprocessor mode that allows the addressing of peripherals connected over common RX and TX lines. Common UART functions such as parity error, break detect, and frame error are supported. A 256-byte FIFO allows much greater CPU service latencies to be tolerated.

SPI Mode: The SPI mode supports full Motorola SPI, TI Secure Simple Pairing (SSP) (essentially adds a start pulse that is used to synchronize SPI Codecs), and National Microwire (half-duplex form of SPI). The SPI block supports an EzSPI mode in which the data interchange is reduced to reading and writing an array in memory. The SPI interface will operate with a 25-MHz SPI Clock.

USB Full-Speed Dual Role Host and Device Interface

PSoC 63 with BLE incorporates a dual-role USB Host and Device interface. The device can have up to eight endpoints. A 512 byte SRAM buffer is provided and DMA is supported.

QSPI Interface Serial Memory Interface (SMIF)

A serial memory interface is provided, running at up to 80 MHz. It supports single, dual, quad, dual-quad and octal SPI configurations, and supports up to four external memory devices. It supports two modes of operation:

- Memory-mapped I/O (MMIO), a command mode interface that provides data access via the SMIF registers and FIFOs
- Execute in Place (XIP), in which AHB reads and writes are directly translated to SPI read and write transfers.

In XIP mode, the external memory is mapped into the PSoC 6 MCU internal address space, enabling code execution directly from the external memory. To improve performance, a 4-KB cache is included. XIP mode also supports AES-128 on-the-fly encryption and decryption, enabling secure storage and access of code and data in the external memory.

GPIO

PSoC 63 with BLE has up to 102 GPIOs. The GPIO block implements the following:

- Eight drive strength modes:
 - Analog input mode (input and output buffers disabled)
 - Input only
 - Weak pull-up with strong pull-down
 - Strong pull-up with weak pull-down
 - Open drain with strong pull-down
 - Open drain with strong pull-up
 - Strong pull-up with strong pull-down
 - Weak pull-up with weak pull-down
- Input threshold select (CMOS or LVTTTL)
- Hold mode for latching previous state (used for retaining the I/O state in Deep Sleep and Hibernate modes)
- Selectable slew rates for dV/dt-related noise control to improve EMI

The pins are organized in logical entities called ports, which are up to 8-pin in width. During power-on and reset, the pins are forced to the disable state so as not to crowbar any inputs and/or cause excess turn-on current. A multiplexing network known as the high-speed I/O matrix (HSIOM) is used to multiplex between various peripheral and analog signals that may connect to an I/O pin. Data output and pin state registers store, respectively, the values to be driven on the pins and the states of the pins themselves.

Every I/O pin can generate an interrupt if so enabled; each I/O port has an interrupt request (IRQ) and interrupt service routine (ISR) vector associated with it. Six GPIO pins are capable of overvoltage-tolerant (OVT) operation where the input voltage may be higher than VDD. (These OVT pins are commonly used for the I²C functionality to allow powering the chip OFF while maintaining a physical connection to an operating I²C bus without affecting its functionality).

GPIO pins can be ganged to source or sink higher values of current. GPIO pins, including OVT pins, may not be pulled up higher than 3.6 V.

Special-Function Peripherals

Audio Subsystem

This subsystem consists of the following hardware blocks:

- One Inter-IC Sound (I²S) interface
- Two pulse-density modulation to pulse-code modulation decoder channels

The I²S interface implements two independent hardware FIFO buffers – TX and RX, which can operate in master or slave mode. The following features are supported:

- Multiple data formats – I²S, left-justified, Time Division Multiplexed (TDM) mode A, and TDM mode B
- Programmable channel/word lengths – 8/16/18/20/24/32 bits
- Internal/external clock operation. Up to 192 ksp/s
- Interrupt mask events – trigger, not empty, full, overflow, underflow, watchdog
- Configurable FIFO trigger level with DMA support

The I²S interface is commonly used to connect with audio codecs, simple DACs, and digital microphones.

The PDM-to-PCM decoder implements a single hardware RX FIFO that decodes a stereo or mono 1-bit PDM input stream to PCM data output. The following features are supported:

- Programmable data output word length – 16/18/20/24 bits
- Programmable gain amplifier (PGA) for volume control – from –12 dB to +10.5 dB in 1.5 dB steps
- Configurable PDM clock generation. Range from 384 kHz to 3.072 MHz
- Droop correction and configurable decimation rate for sampling; up to 48 ksp/s
- Programmable high-pass filter gain
- Interrupt mask events – not empty, overflow, trigger, underflow
- Configurable FIFO trigger level with DMA support

The PDM-to-PCM decoder is commonly used to connect to digital PDM microphones. Up to two microphones can be connected to the same PDM Data line.

CapSense Subsystem

CapSense is supported in PSoC 6 MCU through a CapSense sigma-delta (CSD) hardware block. It is designed for high-sensitivity self-capacitance and mutual-capacitance measurements, and is specifically built for user interface solutions.

In addition to CapSense, the CSD hardware block supports three general-purpose functions. These are available when CapSense is not being used. Alternatively, two or more functions can be time-multiplexed in an application under firmware control. The four functions supported by the CSD hardware block are:

- CapSense
- 10-bit ADC
- Programmable current sources (IDAC)
- Comparator

CapSense

Capacitive touch sensors are designed for user interfaces that rely on human body capacitance to detect the presence of a finger on or near a sensor. Cypress CapSense solutions bring elegant, reliable, and simple capacitive touch sensing functions to applications including IoT, industrial, automotive, and home appliances.

The Cypress-proprietary CapSense technology offers the following features:

- Best-in-class signal-to-noise ratio (SNR) and robust sensing under harsh and noisy conditions
- Self-capacitance (CSD) and mutual-capacitance (CSX) sensing methods
- Support for various widgets, including buttons, matrix buttons, sliders, touchpads, and proximity sensors
- High-performance sensing across a variety of materials
- Best-in-class liquid tolerance
- SmartSense™ auto-tuning technology that helps avoid complex manual tuning processes
- Superior immunity against external noise
- Spread-spectrum clocks for low radiated emissions
- Gesture and built-in self-test libraries
- Ultra-low power consumption
- An integrated graphical CapSense tuner for real-time tuning, testing, and debugging

ADC

The CapSense subsystem slope ADC offers the following features:

- Selectable 8- or 10-bit resolution
- Selectable input range: GND to V_{REF} and GND to V_{DDA} on any GPIO input
- Measurement of V_{DDA} against an internal reference without the use of GPIO or external components

IDAC

The CSD block has two programmable current sources, which offer the following features:

- 7-bit resolution
- Sink and source current modes
- A current source programmable from 37.5 nA to 609 μ A
- Two IDACs that can be used in parallel to form one 8-bit IDAC

Comparator

The CapSense subsystem comparator operates in the System Low Power and Ultra-Low Power modes. The inverting input is connected to an internal programmable reference voltage and the non-inverting input can be connected to any GPIO via the AMUXBUS.

CapSense Hardware Subsystem

Figure 6 shows the high-level hardware overview of the CapSense subsystem, which includes a delta sigma converter, internal clock dividers, a shield driver, and two programmable current sources.

The inputs are managed through analog multiplexed buses (AMUXBUS A/B). The input and output of all functions offered by the CSD block can be provided on any GPIO or on a group of GPIOs under software control, with the exception of the comparator output and external capacitors that use dedicated GPIOs.

Self-capacitance is supported by the CSD block using AMUXBUS A, an external modulator capacitor, and a GPIO for each sensor. There is a shield electrode (optional) for self-capacitance sensing. This is supported using AMUXBUS B and an optional external shield tank capacitor (to increase the drive capability of the shield driver) should this be required. Mutual-capacitance is supported by the CSD block using AMUXBUS A, two external integrated capacitors, and a GPIO for transmit and receive electrodes.

The ADC does not require an external component. Any GPIO that can be connected to AMUXBUS A can be an input to the ADC under software control. The ADC can accept V_{DDA} as an input without needing GPIOs (for applications such as battery voltage measurement).

The two programmable current sources (IDACs) in general-purpose mode can be connected to AMUXBUS A or B. They can therefore connect to any GPIO pin. The comparator resides in the delta-sigma converter. The inverting input is connected to V_{REF} , with output on dedicated GPIO. The non-inverting input and output is accessible on any GPIO using AMUXBUS.

The CSD block can operate in active and sleep CPU power modes, and seamlessly transition between LP and ULP system modes. It can be powered down in Deep Sleep and Hibernate modes. Upon wakeup from Hibernate mode, the CSD block requires re-initialization. However, operation can be resumed without re-initialization upon exit from Deep Sleep mode, under firmware control.


Figure 6. CapSense Hardware Subsystem


Figure 7 shows the high-level software overview. Cypress provides a middleware library for each function to enable quick integration. User applications interact only with middleware to implement functions of the CSD block. The middleware interacts with underlying drivers to access hardware as necessary. The CSD driver facilitates time-multiplexing of the CSD hardware if more than one piece of CSD-related middleware is present in a project. It prevents access conflicts in this case.


CapSense middleware has configurator software to enable fast configuration and incorporating it into middleware. It also has a tuner for performance evaluation and real-time tuning of the system. Both can be launched from the ModusToolbox IDE or in standalone mode. The tuner requires the EZ12C communication interface in the application to enable real-time tuning capability. The tuner can update configuration parameters directly in the device as well as in the configurator.

CapSense and ADC middleware use the CSD interrupt to implement non-blocking sensing and A-to-D conversion. Therefore, interrupt service routines are a defined part of the middleware, which must be initialized by the application. For dual-CPU devices, middleware and drivers can operate on either CPU. Cypress recommends using the middleware only in one

CPU. If both CPUs must access the CSD driver, memory access should be managed in the application.

Refer to [AN85951: PSoC 4 and PSoC 6 MCU CapSense Design Guide](#) for more details on CSX sensing, CSD sensing, shield electrode usage and its benefits, and capacitive system design guidelines. Refer to the middleware API reference guide available in the PSoC 6 SDK for more detail on middleware.

Figure 7. CapSense Software/Firmware Subsystem



Pinouts

Table 4. Pinouts for 104-MCSP and 116-BGA Packages

| 104-MCSP-BLE | | 116-BGA-BLE | |
|--------------|---------|--|---------|
| Pin | Name | Pin | Name |
| C7 | VCCD | A2 | VCCD |
| C6 | VDDD | B1 | VDDD |
| C9 | VBACKUP | C1 | VBACKUP |
| D8 | P0.0 | C2 | P0.0 |
| E6 | P0.1 | D3 | P0.1 |
| D9 | P0.2 | E4 | P0.2 |
| E7 | P0.3 | E3 | P0.3 |
| E8 | P0.4 | F3 | P0.4 |
| E9 | P0.5 | D2 | P0.5 |
| E5 | XRES | E2 | XRES |
| F5 | P1.0 | G3 | P1.0 |
| F6 | P1.1 | F2 | P1.1 |
| | | J5 | P1.2 |
| F9 | P1.3 | J4 | P1.3 |
| F8 | P1.4 | J3 | P1.4 |
| F7 | P1.5 | J2 | P1.5 |
| G9 | VDD_NS | H3 | VDD_NS |
| G8 | VIND1 | F1 | VIND1 |
| H8 | VIND2 | G1 | VIND2 |
| J8 | VBUCK1 | G2 | VBUCK1 |
| H9 | VRF | H1 | VRF |
| L9 | VDDR1 | L2 | VDDR1 |
| N9 | VSSR | J1, K2, K3, K4, K5, L1, L3, L4, L5, M3, M8 | VSSR |
| M9 | ANT | K1 | ANT |
| M9 | ANT | K1 | ANT |
| K2 | P6.1 | J8 | P6.1 |
| M2 | P6.2 | L9 | P6.2 |
| L1 | P6.3 | K9 | P6.3 |
| J2 | P6.4 | J9 | P6.4 |
| K1 | P6.5 | M10 | P6.5 |

| 104-MCSP-BLE | | 116-BGA-BLE | |
|--------------|----------|--|----------|
| Pin | Name | Pin | Name |
| N9 | VSSR | J1, K2, K3, K4, K5, L1, L3, L4, L5, M3, M8 | VSSR |
| P9 | VDDR2 | M1 | VDDR2 |
| P6,P7 | VSSR | J1, K2, K3, K4, K5, L1, L3, L4, L5, M3, M8 | VSSR |
| P8 | VDDR3 | M2 | VDDR3 |
| P1 | VSS | J1, K2, K3, K4, K5, L1, L3, L4, L5, M3, M8 | VSSR |
| M5 | XI | M4 | XI |
| P5 | XO | M5 | XO |
| M3 | VSSR | J1, K2, K3, K4, K5, L1, L3, L4, L5, M3, M8 | VSSR |
| M4 | DVDD | M6 | DVDD |
| P1 | VSS | J1, K2, K3, K4, K5, L1, L3, L4, L5, M3, M8 | VSSR |
| P4 | VDCDC | M7 | VDCDC |
| P2 | NC | | |
| P3 | VSSR | J1, K2, K3, K4, K5, L1, L3, L4, L5, M3, M8 | VSSR |
| L2 | VDDR_HVL | L7 | VDDR_HVL |
| J7 | P5.0 | L6 | P5.0 |
| J5 | P5.1 | K6 | P5.1 |
| J6 | P5.2 | J6 | P5.2 |
| H7 | P5.3 | K7 | P5.3 |
| H6 | P5.4 | J7 | P5.4 |
| J4 | P5.5 | L8 | P5.5 |
| K3 | P5.6 | M9 | P5.6 |
| K4 | P5.7 | | |
| L2 | VDDR_HVL | L7 | VDDR_HVL |
| L2 | VDDR_HVL | L7 | VDDR_HVL |
| J3 | P6.0 | K8 | P6.0 |
| B2 | P10.1 | A8 | P10.1 |
| C3 | P10.2 | F6 | P10.2 |
| E4 | P10.3 | E6 | P10.3 |
| A2 | P10.4 | D6 | P10.4 |
| A3 | P10.5 | B7 | P10.5 |

Table 4. Pinouts for 104-MCSP and 116-BGA Packages (continued)

| 104-MCSP-BLE | | 116-BGA-BLE | | 104-MCSP-BLE | | 116-BGA-BLE | |
|--------------|--------|-------------|--------|----------------|--------|--------------------|--------|
| Pin | Name | Pin | Name | Pin | Name | Pin | Name |
| N2 | P6.6 | L10 | P6.6 | D5 | P10.6 | A7 | P10.6 |
| M1 | P6.7 | K10 | P6.7 | B3 | P10.7 | | |
| N1 | P7.0 | J10 | P7.0 | C4 | P11.0 | F5 | P11.0 |
| G6 | P7.1 | H10 | P7.1 | C5 | P11.1 | E5 | P11.1 |
| H4 | P7.2 | H8 | P7.2 | D6 | P11.2 | D5 | P11.2 |
| G5 | P7.3 | H7 | P7.3 | | | B10 | VREF |
| H3 | P7.4 | H6 | P7.4 | A1 | VDDA | A9 | VDDA |
| H2 | P7.5 | G9 | P7.5 | A1 | VDDA | A9 | VDDA |
| G3 | P7.6 | G8 | P7.6 | C2 | P10.0 | B8 | P10.0 |
| G2 | P7.7 | G7 | P7.7 | B4 | P11.3 | C6 | P11.3 |
| D1 | VDDIO1 | G10 | VDDIO1 | A4 | P11.4 | B6 | P11.4 |
| G4 | P8.0 | F10 | P8.0 | B5 | P11.5 | A6 | P11.5 |
| G1 | P8.1 | F9 | P8.1 | A5 | P11.6 | B5 | P11.6 |
| F3 | P8.2 | F8 | P8.2 | A6 | P11.7 | A5 | P11.7 |
| F2 | P8.3 | F7 | P8.3 | B6 | VDDIO0 | B3 | VDDIO0 |
| F1 | P8.4 | G6 | P8.4 | D7, D4, F4, G7 | VSS | B2, B9, H2, H9, D1 | VSS |
| E3 | P8.5 | E9 | P8.5 | B7 | P12.0 | A4 | P12.0 |
| E1 | P8.6 | E8 | P8.6 | A7 | P12.1 | B4 | P12.1 |
| E2 | P8.7 | E7 | P8.7 | B8 | P12.2 | C4 | P12.2 |
| A1 | VDDA | A9 | VDDA | A8 | P12.3 | A3 | P12.3 |
| D2 | P9.0 | D10 | P9.0 | C8 | P12.4 | C5 | P12.4 |
| C1 | P9.1 | D9 | P9.1 | | | D4 | P12.5 |
| D3 | P9.2 | D8 | P9.2 | | | G5 | P12.6 |
| B1 | P9.3 | D7 | P9.3 | | | H5 | P12.7 |
| | | C10 | P9.4 | A9 | P13.0 | H4 | P13.0 |
| | | C9 | P9.5 | B9 | P13.1 | G4 | P13.1 |
| | | C8 | P9.6 | | | F4 | P13.6 |
| | | C7 | P9.7 | | | C3 | P13.7 |

Note: Balls H5 and J9 are No-Connects (NC) in the 104-MCSP package.

Table 5. Pinouts for 104-MCSP with USB

| 104-M-CSP-BLE-USB | |
|-------------------|----------|
| Pin | Name |
| C7 | VCCD |
| C6 | VDDD |
| C9 | VBACKUP |
| D8 | P0.0 |
| E6 | P0.1 |
| D9 | P0.2 |
| E7 | P0.3 |
| E8 | P0.4 |
| E9 | P0.5 |
| E5 | XRES |
| F5 | P1.0 |
| F6 | P1.1 |
| F8 | P1.4 |
| F7 | P1.5 |
| G9 | VDD_NS |
| G8 | VIND1 |
| H8 | VIND2 |
| F9 | VBUCK1 |
| H9 | VRF |
| H7 | VDDUSB |
| J9 | USBDM |
| J8 | USBDP |
| N9 | VSSR |
| L9 | VDDR1 |
| M9 | ANT |
| P9 | VDDR2 |
| P6, P7 | VSSR |
| P8 | VDDR3 |
| P1 | VSS |
| M5 | XI |
| P5 | XO |
| M4 | DVDD |
| M3 | VSSR |
| P1 | VSS |
| P4 | VDCDC |
| P3 | VSSR |
| L2 | VDDR_HVL |

| 104-M-CSP-BLE-USB | |
|-------------------|----------|
| Pin | Name |
| J5 | P5.1 |
| J6 | P5.2 |
| H6 | P5.3 |
| H5 | P5.4 |
| J4 | P5.5 |
| K3 | P5.6 |
| K4 | P5.7 |
| L2 | VDDR_HVL |
| J3 | P6.0 |
| K2 | P6.1 |
| M2 | P6.2 |
| L1 | P6.3 |
| J2 | P6.4 |
| K1 | P6.5 |
| N2 | P6.6 |
| M1 | P6.7 |
| N1 | P7.0 |
| G6 | P7.1 |
| H4 | P7.2 |
| G5 | P7.3 |
| H3 | P7.4 |
| H2 | P7.5 |
| G3 | P7.6 |
| G2 | P7.7 |
| D1 | VDDIO1 |
| G4 | P8.0 |
| G1 | P8.1 |
| F3 | P8.2 |
| F2 | P8.3 |
| F1 | P8.4 |
| E3 | P8.5 |
| E1 | P8.6 |
| E2 | P8.7 |
| A1 | VDDA |
| D2 | P9.0 |
| C1 | P9.1 |
| D3 | P9.2 |

Table 5. Pinouts for 104-MCSP with USB (continued)

| 104-M-CSP-BLE-USB | |
|-------------------|-------|
| Pin | Name |
| J7 | P5.0 |
| A1 | VDDA |
| C2 | P10.0 |
| B2 | P10.1 |
| C3 | P10.2 |
| E4 | P10.3 |
| A2 | P10.4 |
| A3 | P10.5 |
| D5 | P10.6 |
| B3 | P10.7 |
| C4 | P11.0 |
| C5 | P11.1 |
| D6 | P11.2 |
| B4 | P11.3 |
| A4 | P11.4 |

| 104-M-CSP-BLE-USB | |
|-------------------|--------|
| Pin | Name |
| B1 | P9.3 |
| B5 | P11.5 |
| A5 | P11.6 |
| A6 | P11.7 |
| B6 | VDDIO0 |
| D7, D4, F4, G7 | VSS |
| B7 | P12.0 |
| A7 | P12.1 |
| B8 | P12.2 |
| A8 | P12.3 |
| C8 | P12.4 |
| A9 | P13.0 |
| B9 | P13.1 |
| P2 | NC |

Table 6. Pinouts for 124-BGA-SIP Package

| 124-BGA-SIP | | | |
|----------------------------|---------|-----|----------|
| Pin | Name | Pin | Name |
| B13 | VCCD | E2 | VDDR2 |
| A13 | VDDD | D2 | VDDR3 |
| D10, C11, D4, K4, K10, M12 | VSS | F1 | XI |
| A10 | VBACKUP | E1 | XO |
| C9 | P0.0 | F2 | DVDD |
| B9 | P0.1 | F3 | VDCDC |
| A9 | P0.2 | G3 | VDDR_HVL |
| C8 | P0.3 | G1 | P5.0 |
| B8 | P0.4 | H3 | P5.1 |
| C7 | P0.5 | H2 | P5.2 |
| C7 | P0.5 | H1 | P5.3 |
| A8 | XRES | J3 | P5.4 |
| B7 | P1.0 | J2 | P5.5 |
| A7 | P1.1 | J1 | P5.6 |
| C6 | P1.2 | K1 | P5.7 |

Table 6. Pinouts for 124-BGA-SIP Package (continued)

| 124-BGA-SIP | | | | |
|----------------------|--------|--|-----|----------|
| Pin | Name | | Pin | Name |
| B6 | P1.3 | | G3 | VDDR_HVL |
| A6 | P1.4 | | K2 | P6.0 |
| C5 | P1.5 | | K3 | P6.1 |
| A5 | VDD_NS | | L3 | P6.2 |
| B5 | VIND1 | | L2 | P6.3 |
| B4 | VIND2 | | L1 | P6.4 |
| C4 | VBUCK1 | | M2 | P6.5 |
| A4 | VRF | | M1 | P6.6 |
| A2 | VDDUSB | | N2 | P6.7 |
| A3 | USBDM | | N3 | P7.0 |
| B3 | USBDP | | M3 | P7.1 |
| C2 | VDDR1 | | N4 | P7.2 |
| B1,B2,C3,D1,E3,G2,A1 | VSSR | | N1 | P7.3 |
| C1 | ANT | | L4 | P7.4 |
| N5 | P7.5 | | J13 | P10.7 |
| M5 | P7.6 | | J12 | P11.0 |
| L5 | P7.7 | | J11 | P11.1 |
| M4 | VDDIO1 | | H13 | P11.2 |
| N6 | P8.0 | | H12 | P11.3 |
| M6 | P8.1 | | H11 | P11.4 |
| L6 | P8.2 | | G13 | P11.5 |
| N7 | P8.3 | | G12 | P11.6 |
| M7 | P8.4 | | G11 | P11.7 |
| L7 | P8.5 | | D11 | VDDIO0 |
| N8 | P8.6 | | F13 | P12.0 |
| M8 | P8.7 | | F12 | P12.1 |
| L9 | P9.0 | | F11 | P12.2 |
| M9 | P9.1 | | E13 | P12.3 |
| N9 | P9.2 | | E12 | P12.4 |
| L8 | P9.3 | | E11 | P12.5 |

Table 6. Pinouts for 124-BGA-SIP Package (continued)

| 124-BGA-SIP | | | |
|-------------|--------|-----|-------|
| Pin | Name | Pin | Name |
| N10 | P9.4 | D13 | P12.6 |
| M10 | P9.5 | D12 | P12.7 |
| L10 | P9.6 | A12 | P13.0 |
| N11 | P9.7 | C13 | P13.1 |
| N12 | VREF | C12 | P13.2 |
| N13 | VDDIOA | B12 | P13.3 |
| M13 | VDDA | B11 | P13.4 |
| M11 | P10.0 | A11 | P13.5 |
| L13 | P10.1 | C10 | P13.6 |
| L12 | P10.2 | B10 | P13.7 |
| L11 | P10.3 | D3 | NC |
| K13 | P10.4 | | |
| K12 | P10.5 | | |
| K11 | P10.6 | | |

Table 7. Pinouts for 68-QFN Package

| 68-QFN-BLE | |
|------------|---------|
| Pin | Name |
| 67 | VCCD |
| 68 | VDDD |
| 1 | VBACKUP |
| 2 | P0.0 |
| 3 | P0.1 |
| 4 | P0.2 |
| 5 | P0.3 |
| 6 | P0.4 |
| 7 | P0.5 |
| 8 | XRES |
| 9 | VDD_NS |
| 10 | VIND1 |

| 68-QFN-BLE | |
|------------|----------|
| Pin | Name |
| 12 | VCCBUCK1 |
| 13 | VCCBUCK2 |
| 14 | NC |
| 15 | VDDR1 |
| 16 | GANT1 |
| 17 | ANT |
| 18 | GANT2 |
| 19 | VDDR2 |
| 20 | VDDR3 |
| 21 | XI |
| 22 | XO |
| 23 | DVDD |

Table 7. Pinouts for 68-QFN Package (continued)

| 68-QFN-BLE | |
|------------|----------|
| Pin | Name |
| 11 | VIND2 |
| 25 | VDDR_HVL |
| 26 | P6.0 |
| 27 | NC |
| 28 | P6.1 |
| 29 | P6.2 |
| 30 | P6.3 |
| 31 | P6.4 |
| 32 | P6.5 |
| 33 | P6.6 |
| 34 | P6.7 |
| 35 | P7.0 |
| 36 | P7.1 |
| 37 | P7.2 |
| 38 | P7.3 |
| 39 | P7.4 |
| 40 | P7.5 |
| 41 | P7.6 |
| 42 | P7.7 |
| 43 | VDDIO_1 |
| 44 | P8.0 |
| 45 | P8.1 |
| 46 | P8.2 |

| 68-QFN-BLE | |
|------------|---------|
| Pin | Name |
| 24 | VDCDC |
| 47 | VDDA |
| 48 | P9.0 |
| 49 | P9.1 |
| 50 | P9.2 |
| 51 | P9.3 |
| 52 | VREF |
| 53 | VDDIO_A |
| 54 | P10.0 |
| 55 | P10.1 |
| 56 | P11.0 |
| 57 | P11.1 |
| 58 | P11.2 |
| 59 | P11.3 |
| 60 | P11.4 |
| 61 | P11.5 |
| 62 | P11.6 |
| 63 | P11.7 |
| 64 | VDDIO_0 |
| 65 | P12.6 |
| 66 | P12.7 |
| 14 | NC |
| 27 | NC |

The correspondence of power supplies to ports by package type is as follows:

- P0: VBACKUP
- P1: VDDD. Port 1 Pins are Over-Voltage Tolerant (OVT).
- P5, P6, P7, P8: VDDIO1
- P9, P10: VDDA
- P11, P12, P13: VDDIO0

Each Port Pin has multiple alternate functions. These are defined in [Table 8](#).

Table 8. Multiple Alternate Functions^[1]

| Port/ Pin | ACT #0 | ACT #1 | DS #2 | ACT #4 | ACT #5 | ACT #6 | ACT #7 | ACT #8 | ACT #9 | ACT #10 | ACT #12 | ACT #13 | ACT #14 | ACT #15 | DS #4 | DS #5 | DS #6 |
|--------------|-------------------------|--------------------------|-------|----------------|--------|-------------------|------------------|----------------------|--------------------|---------|------------------------|------------------------|---------|---------|-------|-----------------|-------|
| P0.0 | tcpwm[0].line[0]:0 | tcpwm[1].line[0]:0 | | srss_ext_clk:0 | | | | scb[0].spi_select1:0 | | | peri.tr_io_input[0]:0 | | | | | | |
| P0.1 | tcpwm[0].line_comp[0]:0 | tcpwm[1].line_comp[0]:0 | | | | | | scb[0].spi_select2:0 | | | peri.tr_io_input[1]:0 | | | | | cpuss.swj_trstn | |
| P0.2 | tcpwm[0].line[1]:0 | tcpwm[1].line[1]:0 | | | | scb[0].uart_rx:0 | scb[0].i2c_scl:0 | scb[0].spi_mosi:0 | | | | | | | | | |
| P0.3 | tcpwm[0].line_comp[1]:0 | tcpwm[1].line_comp[1]:0 | | | | scb[0].uart_tx:0 | scb[0].i2c_sda:0 | scb[0].spi_miso:0 | | | | | | | | | |
| P0.4 | tcpwm[0].line[2]:0 | tcpwm[1].line[2]:0 | | | | scb[0].uart_rts:0 | | scb[0].spi_clk:0 | | | | peri.tr_io_output[0]:2 | | | | | |
| P0.5 | tcpwm[0].line_comp[2]:0 | tcpwm[1].line_comp[2]:0 | | srss_ext_clk:1 | | scb[0].uart_cts:0 | | scb[0].spi_select0:0 | | | | peri.tr_io_output[1]:2 | | | | | |
| P1.0 | tcpwm[0].line[3]:0 | tcpwm[1].line[3]:0 | | | | scb[7].uart_rx:0 | scb[7].i2c_scl:0 | scb[7].spi_mosi:0 | | | peri.tr_io_input[2]:0 | | | | | | |
| P1.1 | tcpwm[0].line_comp[3]:0 | tcpwm[1].line_comp[3]:0 | | | | scb[7].uart_tx:0 | scb[7].i2c_sda:0 | scb[7].spi_miso:0 | | | peri.tr_io_input[3]:0 | | | | | | |
| P1.2 | tcpwm[0].line[4]:4 | tcpwm[1].line[12]:1 | | | | scb[7].uart_rts:0 | | scb[7].spi_clk:0 | | | | | | | | | |
| P1.3 | tcpwm[0].line_comp[4]:4 | tcpwm[1].line_comp[12]:1 | | | | scb[7].uart_cts:0 | | scb[7].spi_select0:0 | | | | | | | | | |
| P1.4 | tcpwm[0].line[5]:4 | tcpwm[1].line[13]:1 | | | | | | scb[7].spi_select1:0 | | | | | | | | | |
| P1.5 | tcpwm[0].line_comp[5]:4 | tcpwm[1].line_comp[14]:1 | | | | | | scb[7].spi_select2:0 | | | | | | | | | |
| P5.0 | tcpwm[0].line[4]:0 | tcpwm[1].line[4]:0 | | | | scb[5].uart_rx:0 | scb[5].i2c_scl:0 | scb[5].spi_mosi:0 | audioss.clk_i2s_if | | peri.tr_io_input[10]:0 | | | | | | |
| P5.1 | tcpwm[0].line_comp[4]:0 | tcpwm[1].line_comp[4]:0 | | | | scb[5].uart_tx:0 | scb[5].i2c_sda:0 | scb[5].spi_miso:0 | audioss.tx_sck | | peri.tr_io_input[11]:0 | | | | | | |
| P5.2 | tcpwm[0].line[5]:0 | tcpwm[1].line[5]:0 | | | | scb[5].uart_rts:0 | | scb[5].spi_clk:0 | audioss.tx_ws | | | | | | | | |

Note

- The notation for a signal is of the form IPName[x].signal_name[u]:y.
 IPName = Name of the block (such as tcpwm), x = Unique instance of the IP, Signal_name = Name of the signal, u = Signal number where there are more than one signals for a particular signal name, y = Designates copies of the signal name.
 For example, the name tcpwm[0].line_comp[3]:4 indicates that this is instance 0 of a tcpwm block, the signal is line_comp # 3 (complement of the line output) and this is the fourth occurrence (copy) of the signal. Signal copies are provided to allow flexibility in routing and to maximise utilisation of on-chip resources.

Table 8. Multiple Alternate Functions^[1] (continued)

| Port/ Pin | ACT #0 | ACT #1 | DS #2 | ACT #4 | ACT #5 | ACT #6 | ACT #7 | ACT #8 | ACT #9 | ACT #10 | ACT #12 | ACT #13 | ACT #14 | ACT #15 | DS #4 | DS #5 | DS #6 |
|--------------|-------------------------|--------------------------|------------------|--------|--------|-------------------|------------------|----------------------|--------|----------------|------------------------|------------------------|---------|---------|-------|----------------------|----------------------|
| P5.3 | tcpwm[0].line_comp[5]:0 | tcpwm[1].line_comp[5]:0 | | | | scb[5].uart_cts:0 | | scb[5].spi_select0:0 | | audioss.tx_sdo | | | | | | | |
| P5.4 | tcpwm[0].line[6]:0 | tcpwm[1].line[6]:0 | | | | | | scb[5].spi_select1:0 | | audioss.rx_sck | | | | | | | |
| P5.5 | tcpwm[0].line_comp[6]:0 | tcpwm[1].line_comp[6]:0 | | | | | | scb[5].spi_select2:0 | | audioss.rx_ws | | | | | | | |
| P5.6 | tcpwm[0].line[7]:0 | tcpwm[1].line[7]:0 | | | | | | scb[5].spi_select3:0 | | audioss.rx_sdi | | | | | | | |
| P5.7 | tcpwm[0].line_comp[7]:0 | tcpwm[1].line_comp[7]:0 | | | | | | scb[3].spi_select3:0 | | | | | | | | | |
| P6.0 | tcpwm[0].line[0]:1 | tcpwm[1].line[8]:0 | scb[8].i2c_scl:0 | | | scb[3].uart_rx:0 | scb[3].i2c_scl:0 | scb[3].spi_mosi:0 | | | | | | | | | scb[8].spi_mosi:0 |
| P6.1 | tcpwm[0].line_comp[0]:1 | tcpwm[1].line_comp[8]:0 | scb[8].i2c_sda:0 | | | scb[3].uart_tx:0 | scb[3].i2c_sda:0 | scb[3].spi_miso:0 | | | | | | | | | scb[8].spi_miso:0 |
| P6.2 | tcpwm[0].line[1]:1 | tcpwm[1].line[9]:0 | | | | scb[3].uart_rts:0 | | scb[3].spi_clk:0 | | | | | | | | | scb[8].spi_clk:0 |
| P6.3 | tcpwm[0].line_comp[1]:1 | tcpwm[1].line_comp[9]:0 | | | | scb[3].uart_cts:0 | | scb[3].spi_select0:0 | | | | | | | | | scb[8].spi_select0:0 |
| P6.4 | tcpwm[0].line[2]:1 | tcpwm[1].line[10]:0 | scb[8].i2c_scl:1 | | | scb[6].uart_rx:2 | scb[6].i2c_scl:2 | scb[6].spi_mosi:2 | | | peri.tr_io_input[12]:0 | peri.tr_io_output[0]:1 | | | | cpuss.swj_swo_tdo | scb[8].spi_mosi:1 |
| P6.5 | tcpwm[0].line_comp[2]:1 | tcpwm[1].line_comp[10]:0 | scb[8].i2c_sda:1 | | | scb[6].uart_tx:2 | scb[6].i2c_sda:2 | scb[6].spi_miso:2 | | | peri.tr_io_input[13]:0 | peri.tr_io_output[1]:1 | | | | cpuss.swj_swdoe_tdi | scb[8].spi_miso:1 |
| P6.6 | tcpwm[0].line[3]:1 | tcpwm[1].line[11]:0 | | | | scb[6].uart_rts:2 | | scb[6].spi_clk:2 | | | | | | | | cpuss.swj_swdio_tms | scb[8].spi_clk:1 |
| P6.7 | tcpwm[0].line_comp[3]:1 | tcpwm[1].line_comp[11]:0 | | | | scb[6].uart_cts:2 | | scb[6].spi_select0:2 | | | | | | | | cpuss.swj_swclk_tclk | scb[8].spi_select0:1 |
| P7.0 | tcpwm[0].line[4]:1 | tcpwm[1].line[12]:0 | | | | scb[4].uart_rx:1 | scb[4].i2c_scl:1 | scb[4].spi_mosi:1 | | | peri.tr_io_input[14]:0 | | | | | | cpuss.trace_clock |
| P7.1 | tcpwm[0].line_comp[4]:1 | tcpwm[1].line_comp[12]:0 | | | | scb[4].uart_tx:1 | scb[4].i2c_sda:1 | scb[4].spi_miso:1 | | | peri.tr_io_input[15]:0 | | | | | | |

Note

1. The notation for a signal is of the form IPName[x].signal_name[u]:y.

IPName = Name of the block (such as tcpwm), x = Unique instance of the IP, Signal_name = Name of the signal, u = Signal number where there are more than one signals for a particular signal name, y = Designates copies of the signal name.

For example, the name tcpwm[0].line_comp[3]:4 indicates that this is instance 0 of a tcpwm block, the signal is line_comp # 3 (complement of the line output) and this is the fourth occurrence (copy) of the signal. Signal copies are provided to allow flexibility in routing and to maximise utilisation of on-chip resources.

Table 8. Multiple Alternate Functions^[1] (continued)

| Port/ Pin | ACT #0 | ACT #1 | DS #2 | ACT #4 | ACT #5 | ACT #6 | ACT #7 | ACT #8 | ACT #9 | ACT #10 | ACT #12 | ACT #13 | ACT #14 | ACT #15 | DS #4 | DS #5 | DS #6 |
|--------------|-------------------------|--------------------------|-------|--------|--------|-------------------|------------------|----------------------|-------------------|---------|---------|------------------------|-------------------------------|-----------------------|-------|-------|-------|
| P7.2 | tcpwm[0].line[5]:1 | tcpwm[1].line[13]:0 | | | | scb[4].uart_rts:1 | | scb[4].spi_clk:1 | | | | | | | | | |
| P7.3 | tcpwm[0].line_comp[5]:1 | tcpwm[1].line_comp[13]:0 | | | | scb[4].uart_cts:1 | | scb[4].spi_select0:1 | | | | | | | | | |
| P7.4 | tcpwm[0].line[6]:1 | tcpwm[1].line[14]:0 | | | | | | scb[4].spi_select1:1 | | | | | bless.ext_l-na_rx_ctl_out | cpuss.trace_data[3]:2 | | | |
| P7.5 | tcpwm[0].line_comp[6]:1 | tcpwm[1].line_comp[14]:0 | | | | | | scb[4].spi_select2:1 | | | | | bless.ext_pa_tx_ctl_out | cpuss.trace_data[2]:2 | | | |
| P7.6 | tcpwm[0].line[7]:1 | tcpwm[1].line[15]:0 | | | | | | scb[4].spi_select3:1 | | | | | bless.ext_pa_l-na_chip_en_out | cpuss.trace_data[1]:2 | | | |
| P7.7 | tcpwm[0].line_comp[7]:1 | tcpwm[1].line_comp[15]:0 | | | | | | scb[3].spi_select1:0 | cpuss.clk_fm_pump | | | | | cpuss.trace_data[0]:2 | | | |
| P8.0 | tcpwm[0].line[0]:2 | tcpwm[1].line[16]:0 | | | | scb[4].uart_rx:0 | scb[4].i2c_scl:0 | scb[4].spi_mosi:0 | | | | peri.tr_io_input[16]:0 | | | | | |
| P8.1 | tcpwm[0].line_comp[0]:2 | tcpwm[1].line_comp[16]:0 | | | | scb[4].uart_tx:0 | scb[4].i2c_sda:0 | scb[4].spi_miso:0 | | | | peri.tr_io_input[17]:0 | | | | | |
| P8.2 | tcpwm[0].line[1]:2 | tcpwm[1].line[17]:0 | | | | scb[4].uart_rts:0 | | scb[4].spi_clk:0 | | | | | | | | | |
| P8.3 | tcpwm[0].line_comp[1]:2 | tcpwm[1].line_comp[17]:0 | | | | scb[4].uart_cts:0 | | scb[4].spi_select0:0 | | | | | | | | | |
| P8.4 | tcpwm[0].line[2]:2 | tcpwm[1].line[18]:0 | | | | | | scb[4].spi_select1:0 | | | | | | | | | |
| P8.5 | tcpwm[0].line_comp[2]:2 | tcpwm[1].line_comp[18]:0 | | | | | | scb[4].spi_select2:0 | | | | | | | | | |
| P8.6 | tcpwm[0].line[3]:2 | tcpwm[1].line[19]:0 | | | | | | scb[4].spi_select3:0 | | | | | | | | | |
| P8.7 | tcpwm[0].line_comp[3]:2 | tcpwm[1].line_comp[19]:0 | | | | | | scb[3].spi_select2:0 | | | | | | | | | |
| P9.0 | tcpwm[0].line[4]:2 | tcpwm[1].line[20]:0 | | | | scb[2].uart_rx:0 | scb[2].i2c_scl:0 | scb[2].spi_mosi:0 | | | | peri.tr_io_input[18]:0 | | cpuss.trace_data[3]:0 | | | |

Note

1. The notation for a signal is of the form IPName[x].signal_name[u]:y.

IPName = Name of the block (such as tcpwm), x = Unique instance of the IP, Signal_name = Name of the signal, u = Signal number where there are more than one signals for a particular signal name, y = Designates copies of the signal name.

For example, the name tcpwm[0].line_comp[3]:4 indicates that this is instance 0 of a tcpwm block, the signal is line_comp # 3 (complement of the line output) and this is the fourth occurrence (copy) of the signal. Signal copies are provided to allow flexibility in routing and to maximise utilisation of on-chip resources.

Table 8. Multiple Alternate Functions^[1] (continued)

| Port/ Pin | ACT #0 | ACT #1 | DS #2 | ACT #4 | ACT #5 | ACT #6 | ACT #7 | ACT #8 | ACT #9 | ACT #10 | ACT #12 | ACT #13 | ACT #14 | ACT #15 | DS #4 | DS #5 | DS #6 |
|--------------|-------------------------|--------------------------|-------|--------|--------|-------------------|------------------|----------------------|------------------|---------------------|------------------------|---------|---------|-----------------------|-------|-------|-------|
| P9.1 | tcpwm[0].line_comp[4]:2 | tcpwm[1].line_comp[20]:0 | | | | scb[2].uart_tx:0 | scb[2].i2c_sda:0 | scb[2].spi_miso:0 | | | peri.tr_io_input[19]:0 | | | cpuss.trace_data[2]:0 | | | |
| P9.2 | tcpwm[0].line[5]:2 | tcpwm[1].line[21]:0 | | | | scb[2].uart_rts:0 | | scb[2].spi_clk:0 | | pass.dsi_ctb_cmp0:1 | | | | cpuss.trace_data[1]:0 | | | |
| P9.3 | tcpwm[0].line_comp[5]:2 | tcpwm[1].line_comp[21]:0 | | | | scb[2].uart_cts:0 | | scb[2].spi_select0:0 | | pass.dsi_ctb_cmp1:1 | | | | cpuss.trace_data[0]:0 | | | |
| P9.4 | tcpwm[0].line[7]:5 | tcpwm[1].line[0]:2 | | | | | | scb[2].spi_select1:0 | | | | | | | | | |
| P9.5 | tcpwm[0].line_comp[7]:5 | tcpwm[1].line_comp[0]:2 | | | | | | scb[2].spi_select2:0 | | | | | | | | | |
| P9.6 | tcpwm[0].line[0]:6 | tcpwm[1].line[1]:2 | | | | | | scb[2].spi_select3:0 | | | | | | | | | |
| P9.7 | tcpwm[0].line_comp[0]:6 | tcpwm[1].line_comp[1]:2 | | | | | | | | | | | | | | | |
| P10.0 | tcpwm[0].line[6]:2 | tcpwm[1].line[22]:0 | | | | scb[1].uart_rx:1 | scb[1].i2c_scl:1 | scb[1].spi_mosi:1 | | | peri.tr_io_input[20]:0 | | | cpuss.trace_data[3]:1 | | | |
| P10.1 | tcpwm[0].line_comp[6]:2 | tcpwm[1].line_comp[22]:0 | | | | scb[1].uart_tx:1 | scb[1].i2c_sda:1 | scb[1].spi_miso:1 | | | peri.tr_io_input[21]:0 | | | cpuss.trace_data[2]:1 | | | |
| P10.2 | tcpwm[0].line[7]:2 | tcpwm[1].line[23]:0 | | | | scb[1].uart_rts:1 | | scb[1].spi_clk:1 | | | | | | cpuss.trace_data[1]:1 | | | |
| P10.3 | tcpwm[0].line_comp[7]:2 | tcpwm[1].line_comp[23]:0 | | | | scb[1].uart_cts:1 | | scb[1].spi_select0:1 | | | | | | cpuss.trace_data[0]:1 | | | |
| P10.4 | tcpwm[0].line[0]:3 | tcpwm[1].line[0]:1 | | | | | | scb[1].spi_select1:1 | audioss.pdm_clk | | | | | | | | |
| P10.5 | tcpwm[0].line_comp[0]:3 | tcpwm[1].line_comp[0]:1 | | | | | | scb[1].spi_select2:1 | audioss.pdm_data | | | | | | | | |
| P10.6 | tcpwm[0].line[1]:6 | tcpwm[1].line[2]:2 | | | | | | scb[1].spi_select3:1 | | | | | | | | | |
| P10.7 | tcpwm[0].line_comp[1]:6 | tcpwm[1].line_comp[2]:2 | | | | | | | | | | | | | | | |

Note

1. The notation for a signal is of the form IPName[x].signal_name[u]:y.

IPName = Name of the block (such as tcpwm), x = Unique instance of the IP, Signal_name = Name of the signal, u = Signal number where there are more than one signals for a particular signal name, y = Designates copies of the signal name.

For example, the name tcpwm[0].line_comp[3]:4 indicates that this is instance 0 of a tcpwm block, the signal is line_comp # 3 (complement of the line output) and this is the fourth occurrence (copy) of the signal. Signal copies are provided to allow flexibility in routing and to maximise utilisation of on-chip resources.

Table 8. Multiple Alternate Functions^[1] (continued)

| Port/ Pin | ACT #0 | ACT #1 | DS #2 | ACT #4 | ACT #5 | ACT #6 | ACT #7 | ACT #8 | ACT #9 | ACT #10 | ACT #12 | ACT #13 | ACT #14 | ACT #15 | DS #4 | DS #5 | DS #6 |
|--------------|-------------------------|-------------------------|-------|--------|------------------|-------------------|------------------|----------------------|------------------|---------|------------------------|---------|------------------------|---------|-------|-------|-------|
| P11.0 | tcpwm[0].line[1]:3 | tcpwm[1].line[1]:1 | | | smif.spi_select2 | scb[5].uart_rx:1 | scb[5].i2c_scl:1 | scb[5].spi_mosi:1 | | | peri.tr_io_input[22]:0 | | | | | | |
| P11.1 | tcpwm[0].line_comp[1]:3 | tcpwm[1].line_comp[1]:1 | | | smif.spi_select1 | scb[5].uart_tx:1 | scb[5].i2c_sda:1 | scb[5].spi_miso:1 | | | peri.tr_io_input[23]:0 | | | | | | |
| P11.2 | tcpwm[0].line[2]:3 | tcpwm[1].line[2]:1 | | | smif.spi_select0 | scb[5].uart_rts:1 | | scb[5].spi_clk:1 | | | | | | | | | |
| P11.3 | tcpwm[0].line_comp[2]:3 | tcpwm[1].line_comp[2]:1 | | | smif.spi_data3 | scb[5].uart_cts:1 | | scb[5].spi_select0:1 | | | | | peri.tr_io_output[0]:0 | | | | |
| P11.4 | tcpwm[0].line[3]:3 | tcpwm[1].line[3]:1 | | | smif.spi_data2 | | | scb[5].spi_select1:1 | | | | | peri.tr_io_output[1]:0 | | | | |
| P11.5 | tcpwm[0].line_comp[3]:3 | tcpwm[1].line_comp[3]:1 | | | smif.spi_data1 | | | scb[5].spi_select2:1 | | | | | | | | | |
| P11.6 | | | | | smif.spi_data0 | | | scb[5].spi_select3:1 | | | | | | | | | |
| P11.7 | | | | | smif.spi_clk | | | | | | | | | | | | |
| P12.0 | tcpwm[0].line[4]:3 | tcpwm[1].line[4]:1 | | | smif.spi_data4 | scb[6].uart_rx:0 | scb[6].i2c_scl:0 | scb[6].spi_mosi:0 | | | peri.tr_io_input[24]:0 | | | | | | |
| P12.1 | tcpwm[0].line_comp[4]:3 | tcpwm[1].line_comp[4]:1 | | | smif.spi_data5 | scb[6].uart_tx:0 | scb[6].i2c_sda:0 | scb[6].spi_miso:0 | | | peri.tr_io_input[25]:0 | | | | | | |
| P12.2 | tcpwm[0].line[5]:3 | tcpwm[1].line[5]:1 | | | smif.spi_data6 | scb[6].uart_rts:0 | | scb[6].spi_clk:0 | | | | | | | | | |
| P12.3 | tcpwm[0].line_comp[5]:3 | tcpwm[1].line_comp[5]:1 | | | smif.spi_data7 | scb[6].uart_cts:0 | | scb[6].spi_select0:0 | | | | | | | | | |
| P12.4 | tcpwm[0].line[6]:3 | tcpwm[1].line[6]:1 | | | smif.spi_select3 | | | scb[6].spi_select1:0 | audioss.pdm_clk | | | | | | | | |
| P12.5 | tcpwm[0].line_comp[6]:3 | tcpwm[1].line_comp[6]:1 | | | | | | scb[6].spi_select2:0 | audioss.pdm_data | | | | | | | | |
| P12.6 | tcpwm[0].line[7]:3 | tcpwm[1].line[7]:1 | | | | | | scb[6].spi_select3:0 | | | | | | | | | |
| P12.7 | tcpwm[0].line_comp[7]:3 | tcpwm[1].line_comp[7]:1 | | | | | | | | | | | | | | | |

Note

- The notation for a signal is of the form IPName[x].signal_name[u]:y.
 IPName = Name of the block (such as tcpwm), x = Unique instance of the IP, Signal_name = Name of the signal, u = Signal number where there are more than one signals for a particular signal name, y = Designates copies of the signal name.
 For example, the name tcpwm[0].line_comp[3]:4 indicates that this is instance 0 of a tcpwm block, the signal is line_comp # 3 (complement of the line output) and this is the fourth occurrence (copy) of the signal. Signal copies are provided to allow flexibility in routing and to maximise utilisation of on-chip resources.

Table 8. Multiple Alternate Functions^[1] (continued)

| Port/ Pin | ACT #0 | ACT #1 | DS #2 | ACT #4 | ACT #5 | ACT #6 | ACT #7 | ACT #8 | ACT #9 | ACT #10 | ACT #12 | ACT #13 | ACT #14 | ACT #15 | DS #4 | DS #5 | DS #6 |
|--------------|-------------------------|---------------------------|-------|--------|--------|-------------------|------------------|----------------------|--------|---------|------------------------|---------|---------|---------|-------|-------|-------|
| P13.0 | tcpwm[0].line[0]:4 | tcpwm[1].line[8]:1 | | | | scb[6].uart_rx:1 | scb[6].i2c_scl:1 | scb[6].spi_mosi:1 | | | peri.tr_io_input[26]:0 | | | | | | |
| P13.1 | tcpwm[0].line_comp[0]:4 | tcpwm[1].line_compl[8]:1 | | | | scb[6].uart_tx:1 | scb[6].i2c_sda:1 | scb[6].spi_miso:1 | | | peri.tr_io_input[27]:0 | | | | | | |
| P13.2 | tcpwm[0].line[1]:4 | tcpwm[1].line[9]:1 | | | | scb[6].uart_rts:1 | | scb[6].spi_clk:1 | | | | | | | | | |
| P13.3 | tcpwm[0].line_comp[1]:4 | tcpwm[1].line_compl[9]:1 | | | | scb[6].uart_cts:1 | | scb[6].spi_select0:1 | | | | | | | | | |
| P13.4 | tcpwm[0].line[2]:4 | tcpwm[1].line[10]:1 | | | | | | scb[6].spi_select1:1 | | | | | | | | | |
| P13.5 | tcpwm[0].line_comp[2]:4 | tcpwm[1].line_compl[10]:1 | | | | | | scb[6].spi_select2:1 | | | | | | | | | |
| P13.6 | tcpwm[0].line[3]:4 | tcpwm[1].line[11]:1 | | | | | | scb[6].spi_select3:1 | | | | | | | | | |
| P13.7 | tcpwm[0].line_comp[3]:4 | tcpwm[1].line_compl[11]:1 | | | | | | | | | | | | | | | |

Note

- The notation for a signal is of the form IPName[x].signal_name[u]:y.
 IPName = Name of the block (such as tcpwm), x = Unique instance of the IP, Signal_name = Name of the signal, u = Signal number where there are more than one signals for a particular signal name, y = Designates copies of the signal name.
 For example, the name tcpwm[0].line_compl[3]:4 indicates that this is instance 0 of a tcpwm block, the signal is line_compl # 3 (complement of the line output) and this is the fourth occurrence (copy) of the signal. Signal copies are provided to allow flexibility in routing and to maximise utilisation of on-chip resources.

Analog, Smart I/O, and DSI alternate Port Pin functionality is provided in [Table 9](#).

Table 9. Port Pin Analog, Smart I/O, and DSI Functions

| Port/Pin | Name | Analog | Digital HV | DSI | SMARTIO |
|----------|------|------------------|---------------------------------------|-------------------|---------|
| P0.0 | P0.0 | wco_in | | dsi[0].port_if[0] | |
| P0.1 | P0.1 | wco_out | | dsi[0].port_if[1] | |
| P0.2 | P0.2 | | | dsi[0].port_if[2] | |
| P0.3 | P0.3 | | | dsi[0].port_if[3] | |
| P0.4 | P0.4 | | pmic_wakeup_in hibernate_wakeup[1] | dsi[0].port_if[4] | |
| P0.5 | P0.5 | | pmic_wakeup_out | dsi[0].port_if[5] | |
| P1.0 | P1.0 | | | dsi[1].port_if[0] | |
| P1.1 | P1.1 | | | dsi[1].port_if[1] | |
| P1.2 | P1.2 | | | dsi[1].port_if[2] | |
| P1.3 | P1.3 | | | dsi[1].port_if[3] | |
| P1.4 | P1.4 | | hibernate_wakeup[0] | dsi[1].port_if[4] | |
| P1.5 | P1.5 | | | dsi[1].port_if[5] | |
| P2.0 | P2.0 | | | dsi[2].port_if[0] | |
| P2.1 | P2.1 | | | dsi[2].port_if[1] | |
| P2.2 | P2.2 | | | dsi[2].port_if[2] | |
| P2.3 | P2.3 | | | dsi[2].port_if[3] | |
| P2.4 | P2.4 | | | dsi[2].port_if[4] | |
| P2.5 | P2.5 | | | dsi[2].port_if[5] | |
| P2.6 | P2.6 | | | dsi[2].port_if[6] | |
| P2.7 | P2.7 | | | dsi[2].port_if[7] | |
| P3.0 | P3.0 | | | | |
| P3.1 | P3.1 | | | | |
| P3.2 | P3.2 | | | | |
| P3.3 | P3.3 | | | | |
| P3.4 | P3.4 | | | | |
| P3.5 | P3.5 | | | | |
| P4.0 | P4.0 | | | dsi[0].port_if[6] | |
| P4.1 | P4.1 | | | dsi[0].port_if[7] | |
| P4.2 | P4.2 | | | dsi[1].port_if[6] | |
| P4.3 | P4.3 | | | dsi[1].port_if[7] | |
| P5.0 | P5.0 | | | dsi[3].port_if[0] | |
| P5.1 | P5.1 | | | dsi[3].port_if[1] | |
| P5.2 | P5.2 | | | dsi[3].port_if[2] | |
| P5.3 | P5.3 | | | dsi[3].port_if[3] | |
| P5.4 | P5.4 | | | dsi[3].port_if[4] | |
| P5.5 | P5.5 | | | dsi[3].port_if[5] | |
| P5.6 | P5.6 | lpcomp.inp_comp0 | | dsi[3].port_if[6] | |
| P5.7 | P5.7 | lpcomp.inn_comp0 | | dsi[3].port_if[7] | |

Table 9. Port Pin Analog, Smart I/O, and DSI Functions (continued)

| Port/Pin | Name | Analog | Digital HV | DSI | SMARTIO |
|----------|-------|--------------------------------------|------------|--------------------|------------------|
| P6.0 | P6.0 | | | dsi[4].port_if[0] | |
| P6.1 | P6.1 | | | dsi[4].port_if[1] | |
| P6.2 | P6.2 | lpcomp.inp_comp1 | | dsi[4].port_if[2] | |
| P6.3 | P6.3 | lpcomp.inn_comp1 | | dsi[4].port_if[3] | |
| P6.4 | P6.4 | | | dsi[4].port_if[4] | |
| P6.5 | P6.5 | | | dsi[4].port_if[5] | |
| P6.6 | P6.6 | | swd_data | dsi[4].port_if[6] | |
| P6.7 | P6.7 | | swd_clk | dsi[4].port_if[7] | |
| P7.0 | P7.0 | | | dsi[5].port_if[0] | |
| P7.1 | P7.1 | csd.cmodpadd csd.cmodpads | | dsi[5].port_if[1] | |
| P7.2 | P7.2 | csd.csh_tankpadd csd.csh_tankpads | | dsi[5].port_if[2] | |
| P7.3 | P7.3 | csd.vref_ext | | dsi[5].port_if[3] | |
| P7.4 | P7.4 | | | dsi[5].port_if[4] | |
| P7.5 | P7.5 | | | dsi[5].port_if[5] | |
| P7.6 | P7.6 | | | dsi[5].port_if[6] | |
| P7.7 | P7.7 | csd.cshieldpads | | dsi[5].port_if[7] | |
| P8.0 | P8.0 | | | dsi[11].port_if[0] | smartio[8].io[0] |
| P8.1 | P8.1 | | | dsi[11].port_if[1] | smartio[8].io[1] |
| P8.2 | P8.2 | | | dsi[11].port_if[2] | smartio[8].io[2] |
| P8.3 | P8.3 | | | dsi[11].port_if[3] | smartio[8].io[3] |
| P8.4 | P8.4 | | | dsi[11].port_if[4] | smartio[8].io[4] |
| P8.5 | P8.5 | | | dsi[11].port_if[5] | smartio[8].io[5] |
| P8.6 | P8.6 | | | dsi[11].port_if[6] | smartio[8].io[6] |
| P8.7 | P8.7 | | | dsi[11].port_if[7] | smartio[8].io[7] |
| P9.0 | P9.0 | ctb_oa0+ | | dsi[10].port_if[0] | smartio[9].io[0] |
| P9.1 | P9.1 | ctb_oa0- | | dsi[10].port_if[1] | smartio[9].io[1] |
| P9.2 | P9.2 | ctb_oa0_out | | dsi[10].port_if[2] | smartio[9].io[2] |
| P9.3 | P9.3 | ctb_oa1_out | | dsi[10].port_if[3] | smartio[9].io[3] |
| P9.4 | P9.4 | ctb_oa1- | | dsi[10].port_if[4] | smartio[9].io[4] |
| P9.5 | P9.5 | ctb_oa1+ | | dsi[10].port_if[5] | smartio[9].io[5] |
| P9.6 | P9.6 | ctb_oa0+ | | dsi[10].port_if[6] | smartio[9].io[6] |
| P9.7 | P9.7 | ctb_oa1+ or ext_vref | | dsi[10].port_if[7] | smartio[9].io[7] |
| P10.0 | P10.0 | sarmux[0] | | dsi[9].port_if[0] | |
| P10.1 | P10.1 | sarmux[1] | | dsi[9].port_if[1] | |
| P10.2 | P10.2 | sarmux[2] | | dsi[9].port_if[2] | |
| P10.3 | P10.3 | sarmux[3] | | dsi[9].port_if[3] | |

Table 9. Port Pin Analog, Smart I/O, and DSI Functions *(continued)*

| Port/Pin | Name | Analog | Digital HV | DSI | SMARTIO |
|----------|-------|--------------|------------|-------------------|---------|
| P10.4 | P10.4 | sarmux[4] | | dsi[9].port_if[4] | |
| P10.5 | P10.5 | sarmux[5] | | dsi[9].port_if[5] | |
| P10.6 | P10.6 | sarmux[6] | | dsi[9].port_if[6] | |
| P10.7 | P10.7 | sarmux[7] | | dsi[9].port_if[7] | |
| P11.0 | P11.0 | | | dsi[8].port_if[0] | |
| P11.1 | P11.1 | | | dsi[8].port_if[1] | |
| P11.2 | P11.2 | | | dsi[8].port_if[2] | |
| P11.3 | P11.3 | | | dsi[8].port_if[3] | |
| P11.4 | P11.4 | | | dsi[8].port_if[4] | |
| P11.5 | P11.5 | | | dsi[8].port_if[5] | |
| P11.6 | P11.6 | | | dsi[8].port_if[6] | |
| P11.7 | P11.7 | | | dsi[8].port_if[7] | |
| P12.0 | P12.0 | | | dsi[7].port_if[0] | |
| P12.1 | P12.1 | | | dsi[7].port_if[1] | |
| P12.2 | P12.2 | | | dsi[7].port_if[2] | |
| P12.3 | P12.3 | | | dsi[7].port_if[3] | |
| P12.4 | P12.4 | | | dsi[7].port_if[4] | |
| P12.5 | P12.5 | | | dsi[7].port_if[5] | |
| P12.6 | P12.6 | srss.eco_in | | dsi[7].port_if[6] | |
| P12.7 | P12.7 | srss.eco_out | | dsi[7].port_if[7] | |
| P13.0 | P13.0 | | | dsi[6].port_if[0] | |
| P13.1 | P13.1 | | | dsi[6].port_if[1] | |
| P13.2 | P13.2 | | | dsi[6].port_if[2] | |
| P13.3 | P13.3 | | | dsi[6].port_if[3] | |
| P13.4 | P13.4 | | | dsi[6].port_if[4] | |
| P13.5 | P13.5 | | | dsi[6].port_if[5] | |
| P13.6 | P13.6 | | | dsi[6].port_if[6] | |
| P13.7 | P13.7 | | | dsi[6].port_if[7] | |


Power Supply Considerations

The power system diagram (see Figure 8) shows the general requirements for power pins. The diagram also shows the radio pins that need to be decoupled. The power scheme allows different VDDIO and VDDA connections. Because no sequencing requirements need to be analyzed and specified, customers may bring up the power supplies in any order and the power system is responsible for ensuring power is good in all domains before allowing operation. VDDD, VDDA, and VDDIO may be separate nets, which are not ohmically connected on

chip. Depending on different package requirements, these may be required to be connected off chip.

The power system will have a buck regulator in addition to an LDO. A Single Input Multiple Output (SIMO) Buck regulator with multiple outputs allows saving an inductor and also providing a high-efficiency supply to the radio (see Figure 8).

Figure 8. Power Connections



Note

2. Applicable for PSOC 6 devices with BLE only.

Figure 8 shows the power supply pins to the PSoC and the connections between the PSoC and the radio. It also shows which pins need bypass capacitors. Refer to [AN218241 - PSoC 6 MCU Hardware Design Considerations](#) for details on the required connections for any given design.

Description of power pins is as follows:

- VBACKUP is the supply to the backup domain. The backup domain includes the 32-kHz WCO, RTC, and backup registers. It can generate a wake-up interrupt to the chip via the RTC timers or an external input. It can also generate an output to wakeup external circuitry. It is connected to VDDD when not used as a separate battery backup domain. VBACKUP provides the supply for Port 0.
- VDDD is the main digital supply input (1.7 to 3.6 V). It provides the inputs for the internal Regulators and for Port 1.
- VDDA is the supply for analog peripherals (1.7 to 3.6 V). It must be connected to VDDIOA on the PCB.
- VDDIOA is the supply to for Ports 9 and 10. It must be connected to VDDA on the PCB when present. Ports 9 and 10 are supplied by VDDA when VDDIOA is not present.
- VDD_NS is the supply input to the Buck and should be at the same potential as VDDD. The bypass capacitor between VDD_NS and ground should be 10 μ F.
- VDDIO0 is the Supply for Ports 11 to 13 when present. When not present, these ports are supplied by VDDD.
- VDDIO1 is the Supply for Ports 5 to 8 when present. When not present, these ports are supplied by VDDA.
- VDDIOR is the Supply for Ports 2 to 4 on the 124 BGA only.
- VDDUSB is the USB supply and is required to be 2.85 V to 3.6 V for USB operation. In addition, the pin powers Port 14. When USB is not used, this pin can be 1.7 V to 3.6 V for using Port 14 pins as GPIOs.

All the pins above may be shorted to VDDD as shown in [Figure 8](#).

- VBUCK1 is the output 1 of on-chip SIMO regulator and requires a bypass capacitor connection for proper operation. This output can power VCCD when internal regulators are powered down.
- VCCD is the internal core regulators' (LDO) output and requires a bypass capacitor connection for proper operation. Used as core supply input when internal regulators are OFF.
- VRF is output 2 of the on-chip SIMO regulator and requires bypass capacitor connection for proper operation. VDCDC is the BLE radio digital supply input and is typically connected to VRF externally.
- The VDDR1, VDDR2, and VDDR3 pins are for the BLE radio analog supply input and are connected to VDCDC externally.
- VDDR_HVL is the PSoC 6 MCU to BLE radio interface supply output and requires a bypass capacitor connection for proper operation.
- DVDD is the BLE subsystem regulators' (LDO) output and requires a bypass capacitor connection for proper operation.

The supply voltage range is 1.71 to 3.6 V with all functions and circuits operating over that range. All grounds must be shorted together on the PCB. Bypass capacitors must be used from VDDD and VDDA to ground and wherever indicated in the diagram. Typical practice for systems in this frequency range is to use a capacitor in the 10- μ F range in parallel with a smaller capacitor (0.1 μ F, for example). Note that these are simply rules of thumb and that, for critical applications, the PCB layout, lead inductance, and the bypass capacitor parasitic should be simulated to design and obtain optimal bypassing. Recommended Buck output capacitor values are 10 μ F for Vrf and 4.7 μ F for VBUCK1. The capacitor connected to Vind2 should be 100 nF. All capacitors should be $\pm 20\%$ or better; the recommended inductor value is 2.2 μ H $\pm 20\%$ (for example, TDK MLP2012H2R2MT0S1).

Electrical Specifications

Absolute Maximum Ratings

Table 10. Absolute Maximum Ratings^[3]

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|----------|-----------------------------|---|------|-----|-----------------------|------|-------------------------------|
| SID1 | V _{DD_ABS} | Analog or digital supply relative to V _{SS} (V _{SSD} = V _{SSA}) | -0.5 | - | 4 | V | Absolute Maximum |
| SID2 | V _{CCD_ABS} | Direct digital core voltage input relative to V _{SSD} | -0.5 | - | 1.2 | V | Absolute Maximum |
| SID3 | V _{GPIO_ABS} | GPIO voltage; V _{DDD} or V _{DDA} | -0.5 | - | V _{DD} + 0.5 | V | Absolute Maximum |
| SID4 | I _{GPIO_ABS} | Current per GPIO | -25 | - | 25 | mA | Absolute Maximum |
| SID5 | I _{GPIO_injection} | GPIO injection current per pin | -0.5 | - | 0.5 | mA | Absolute Maximum |
| SID3A | ESD_HBM | Electrostatic discharge Human Body Model | 2200 | - | - | V | Absolute Maximum |
| SID3B | ESD_HBM_ANT | Electrostatic discharge Human Body Model; Antenna Pin | 500 | - | - | V | Absolute Maximum; RF pin |
| SID4A | ESD_CDM | Electrostatic discharge Charged Device Model | 500 | - | - | V | Absolute Maximum |
| SID4B | ESD_CDM_ANT | Electrostatic discharge Charged Device Model; Antenna Pin | 200 | - | - | V | Absolute Maximum; RF pin |
| SID4C | ESD_CDM_X | Electrostatic discharge Charged Device Model; XI, XO pins | 200 | - | - | V | Absolute Maximum; XI, XO Pins |
| SID5A | LU | Pin current for latchup-free operation | -100 | - | 100 | mA | Absolute Maximum |

Note: All specifications are valid for -40 °C ≤ TA ≤ 85 °C and for 1.71 V to 3.6 V except where noted.

Device-Level Specifications

Table 11. Power Supply Range, CPU Current, and Transition Time Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|--------------------------|---------------------|--|------|-----|------|------|--|
| DC Specifications | | | | | | | |
| SID6 | V _{DDD} | Internal Regulator and Port 1 GPIO Supply | 1.7 | - | 3.6 | V | - |
| SID7 | V _{DDA} | Analog Power Supply Voltage. Shorted to V _{DDIOA} on PCB. | 1.7 | - | 3.6 | V | Internally unregulated supply |
| SID7A | V _{DDIO1} | GPIO Supply for Ports 5 to 8 when present | 1.7 | - | 3.6 | V | V _{DDIO_1} must be ≥ V _{DDA} . |
| SID7B | V _{DDIO0} | GPIO Supply for Ports 11 to 13 when present | 1.7 | - | 3.6 | V | - |
| SID7E | V _{DDIO0} | Supply for E-Fuse Programming | 2.38 | 2.5 | 2.62 | V | eFuse Programming Voltage |
| SID7C | V _{DDIO2} | GPIO Supply for Ports 2 to 4 on BGA 124 only | 1.7 | - | 3.6 | V | - |
| SID7D | V _{DDIOA} | GPIO Supply for Ports 9 to 10. Shorted to V _{DDA} on PCB. | 1.7 | - | 3.6 | V | - |
| SID7F | V _{DDUSB} | Supply for Port 14 (USB or GPIO) when present | 1.7 | - | 3.6 | V | Min. supply is 2.85 V for USB |
| SID6B | V _{BACKUP} | Backup Power and GPIO Port 0 supply when present | 1.7 | - | 3.6 | V | Min. is 1.4 V in Backup mode |

Note

3. Usage above the absolute maximum conditions listed in Table 10 may cause permanent damage to the device. Exposure to absolute maximum conditions for extended periods of time may affect device reliability. The maximum storage temperature is 150 °C in compliance with JEDEC Standard JESD22-A103, High Temperature Storage Life. When used below absolute maximum conditions but above normal operating conditions, the device may not operate to specification.

Table 11. Power Supply Range, CPU Current, and Transition Time Specifications (continued)

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|--|-------------------|---|-----|------|------|------|--|
| SID8 | V _{CCD1} | Output voltage (for core logic bypass) | – | 1.1 | – | V | High-speed mode |
| SID9 | V _{CCD2} | Output voltage (for core logic bypass) | – | 0.9 | – | V | ULP mode. Valid for –20 to 85 °C. |
| SID10 | C _{EFC} | External regulator voltage (V _{CCD}) bypass | 3.8 | 4.7 | 5.6 | μF | X5R ceramic or better; Value for 0.8 to 1.2 V. |
| SID11 | C _{EXC} | Power supply decoupling capacitor | – | 10 | – | μF | X5R ceramic or better |
| LP RANGE POWER SPECIFICATIONS (for V_{CCD} = 1.1 V with Buck and LDO) | | | | | | | |
| Cortex M4. Active Mode | | | | | | | |
| Execute with Cache Disabled (Flash) | | | | | | | |
| SIDF1 | I _{DD1} | Execute from Flash; CM4 Active 50 MHz, CM0+ Sleep 25 MHz. With IMO & FLL. While(1). | – | 2.3 | 3.2 | mA | V _{DDD} = 3.3 V, Buck ON, Max at 60 °C |
| | | | – | 3.1 | 3.6 | mA | V _{DDD} = 1.8 V, Buck ON, Max at 60 °C |
| | | | – | 5.7 | 6.5 | mA | V _{DDD} = 1.8 to 3.3 V, LDO, Max at 85 °C |
| SIDF2 | I _{DD2} | Execute from Flash; CM4 Active 8 MHz, CM0+ Sleep 8 MHz. With IMO. While(1). | – | 0.9 | 1.5 | mA | V _{DDD} = 3.3 V, Buck ON, Max at 60 °C |
| | | | – | 1.2 | 1.6 | mA | V _{DDD} = 1.8 V, Buck ON, Max at 60 °C |
| | | | – | 2.8 | 3.5 | mA | V _{DDD} = 1.8 to 3.3 V, LDO, Max at 85 °C |
| Execute with Cache Enabled | | | | | | | |
| SIDC1 | I _{DD3} | Execute from Cache; CM4 Active 150 MHz, CM0+ Sleep 75 MHz. IMO & FLL. Dhrystone. | – | 6.3 | 7 | mA | V _{DDD} = 3.3 V, Buck ON, Max at 60 °C |
| | | | – | 9.7 | 11.2 | mA | V _{DDD} = 1.8 V, Buck ON, Max at 60 °C |
| | | | – | 14.4 | 15.1 | mA | V _{DDD} = 1.8 to 3.3 V, LDO, Max at 85 °C |
| SIDC2 | I _{DD4} | Execute from Cache; CM4 Active 100 MHz, CM0+ Sleep 100 MHz. IMO & FLL. Dhrystone. | – | 4.8 | 5.8 | mA | V _{DDD} = 3.3 V, Buck ON, Max at 60 °C |
| | | | – | 7.4 | 8.4 | mA | V _{DDD} = 1.8 V, Buck ON, Max at 60 °C |
| | | | – | 11.3 | 12 | mA | V _{DDD} = 1.8 to 3.3 V, LDO, Max at 85 °C |
| SIDC3 | I _{DD5} | Execute from Cache; CM4 Active 50 MHz, CM0+ Sleep 25 MHz. IMO & FLL. Dhrystone | – | 2.4 | 3.4 | mA | V _{DDD} = 3.3 V, Buck ON, Max at 60 °C |
| | | | – | 3.7 | 4.1 | mA | V _{DDD} = 1.8 V, Buck ON, Max at 60 °C |
| | | | – | 6.3 | 7.2 | mA | V _{DDD} = 1.8 to 3.3 V, LDO, Max at 85 °C |
| SIDC4 | I _{DD6} | Execute from Cache; CM4 Active 8 MHz, CM0+ Sleep 8 MHz. IMO. Dhrystone. | – | 0.9 | 1.5 | mA | V _{DDD} = 3.3 V, Buck ON, Max at 60 °C |
| | | | – | 1.3 | 1.8 | mA | V _{DDD} = 1.8 V, Buck ON, Max at 60 °C |
| | | | – | 3 | 3.8 | mA | V _{DDD} = 1.8 to 3.3 V, LDO, Max at 85 °C |
| Cortex M0+. Active Mode | | | | | | | |
| Execute with Cache Disabled (Flash) | | | | | | | |
| SIDF3 | I _{DD7} | Execute from Flash; CM4 Off, CM0+ Active 50 MHz. With IMO & FLL. While (1). | – | 2.4 | 3.3 | mA | V _{DDD} = 3.3 V, Buck ON, Max at 60 °C |
| | | | – | 3.2 | 3.7 | mA | V _{DDD} = 1.8 V, Buck ON, Max at 60 °C |
| | | | – | 5.6 | 6.3 | mA | V _{DDD} = 1.8 to 3.3 V, LDO, Max at 85 °C |
| SIDF4 | I _{DD8} | Execute from Flash; CM4 Off, CM0+ Active 8 MHz. With IMO. While (1). | – | 0.8 | 1.5 | mA | V _{DDD} = 3.3 V, Buck ON, Max at 60 °C |
| | | | – | 1.1 | 1.6 | mA | V _{DDD} = 1.8 V, Buck ON, Max at 60 °C |
| | | | – | 2.60 | 3.4 | mA | V _{DDD} = 1.8 to 3.3 V, LDO, Max at 85 °C |

Table 11. Power Supply Range, CPU Current, and Transition Time Specifications (continued)

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|---|-------------------|--|-----|------|-----|------|--|
| Execute with Cache Enabled | | | | | | | |
| SIDC5 | I _{DD9} | Execute from Cache; CM4 Off, CM0+ Active 100 MHz. With IMO & FLL. Dhrystone. | – | 3.8 | 4.5 | mA | V _{DDD} = 3.3 V, Buck ON, Max at 60 °C |
| | | | – | 5.9 | 6.5 | mA | V _{DDD} = 1.8 V, Buck ON, Max at 60 °C |
| | | | – | 9 | 9.7 | mA | V _{DDD} = 1.8 to 3.3 V, LDO, Max at 85 °C |
| SIDC6 | I _{DD10} | Execute from Cache; CM4 Off, CM0+ Active 8 MHz. With IMO. Dhrystone. | – | 0.8 | 1.3 | mA | V _{DDD} = 3.3 V, Buck ON, Max at 60 °C |
| | | | – | 1.20 | 1.7 | mA | V _{DDD} = 1.8 V, Buck ON, Max at 60 °C |
| | | | – | 2.60 | 3.4 | mA | V _{DDD} = 1.8 to 3.3 V, LDO, Max at 85 °C |
| Cortex M4. Sleep Mode | | | | | | | |
| SIDS1 | I _{DD11} | CM4 Sleep 100 MHz; CM0+ Sleep 25 MHz. With IMO & FLL. | – | 1.5 | 2.2 | mA | V _{DDD} = 3.3 V, Buck ON, Max at 60 °C |
| | | | – | 2.2 | 2.7 | mA | V _{DDD} = 1.8 V, Buck ON, Max at 60 °C |
| | | | – | 4 | 4.6 | mA | V _{DDD} = 1.8 to 3.3 V, LDO, Max at 85 °C |
| SIDS2 | I _{DD12} | CM4 Sleep 50 MHz; CM0+ Sleep 25 MHz. With IMO & FLL. | – | 1.2 | 1.9 | mA | V _{DDD} = 3.3 V, Buck ON, Max at 60 °C |
| | | | – | 1.7 | 2.2 | mA | V _{DDD} = 1.8 V, Buck ON, Max at 60 °C |
| | | | – | 3.4 | 4.3 | mA | V _{DDD} = 1.8 to 3.3 V, LDO, Max at 85 °C |
| SIDS3 | I _{DD13} | CM4 Sleep 8 MHz, CM0+ Sleep 8 MHz. With IMO. | – | 0.7 | 1.3 | mA | V _{DDD} = 3.3 V, Buck ON, Max at 60 °C |
| | | | – | 1 | 1.5 | mA | V _{DDD} = 1.8 V, Buck ON, Max at 60 °C |
| | | | – | 2.4 | 3.3 | mA | V _{DDD} = 1.8 to 3.3 V, LDO, Max at 85 °C |
| Cortex M0+. Sleep Mode | | | | | | | |
| SIDS4 | I _{DD14} | CM4 Off, CM0+ Sleep 50 MHz. With IMO & FLL. | – | 1.3 | 2 | mA | V _{DDD} = 3.3 V, Buck ON, Max at 60 °C |
| | | | – | 1.9 | 2.4 | mA | V _{DDD} = 1.8 V, Buck ON, Max at 60 °C |
| | | | – | 3.80 | 4.6 | mA | V _{DDD} = 1.8 to 3.3 V, LDO, Max at 85 °C |
| SIDS5 | I _{DD15} | CM4 Off, CM0+ Sleep 8 MHz. With IMO. | – | 0.7 | 1.3 | mA | V _{DDD} = 3.3 V, Buck ON, Max at 60 °C |
| | | | – | 1 | 1.5 | mA | V _{DDD} = 1.8 V, Buck ON, Max at 60 °C |
| | | | – | 2.4 | 3.3 | mA | V _{DDD} = 1.8 to 3.3 V, LDO, Max at 85 °C |
| Cortex M4. Minimum Regulator Current Mode | | | | | | | |
| SIDLPA1 | I _{DD16} | Execute from Flash; CM4 LPA 8 MHz, CM0+ Sleep 8 MHz. With IMO. While (1). | – | 0.9 | 1.5 | mA | V _{DDD} = 3.3 V, Buck ON, Max at 60 °C |
| | | | – | 1.2 | 1.7 | mA | V _{DDD} = 1.8 V, Buck ON, Max at 60 °C |
| | | | – | 2.8 | 3.5 | mA | V _{DDD} = 1.8 to 3.3 V, LDO, Max at 85 °C |
| SIDLPA2 | I _{DD17} | Execute from Cache; CM4 LPA 8 MHz, CM0+ Sleep 8 MHz. With IMO. Dhrystone. | – | 0.9 | 1.5 | mA | V _{DDD} = 3.3 V, Buck ON, Max at 60 °C |
| | | | – | 1.3 | 1.8 | mA | V _{DDD} = 1.8 V, Buck ON, Max at 60 °C |
| | | | – | 2.9 | 3.7 | mA | V _{DDD} = 1.8 to 3.3 V, LDO, Max at 85 °C |
| Cortex M0+. Minimum Regulator Current Mode | | | | | | | |
| SIDLPA3 | I _{DD18} | Execute from Flash; CM4 Off, CM0+ Active 8 MHz. With IMO. While (1). | – | 0.8 | 1.4 | mA | V _{DDD} = 3.3 V, Buck ON, Max at 60 °C |
| | | | – | 1.1 | 1.6 | mA | V _{DDD} = 1.8 V, Buck ON, Max at 60 °C |
| | | | – | 2.7 | 3.6 | mA | V _{DDD} = 1.8 to 3.3 V, LDO, Max at 85 °C |

Table 11. Power Supply Range, CPU Current, and Transition Time Specifications (continued)

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|---|-------------------|--|-----|------|------|------|--|
| SIDLPA4 | I _{DD19} | Execute from Cache; CM4 Off, CM0+ Active 8 MHz. With IMO. Dhrystone. | – | 0.8 | 1.4 | mA | V _{DDD} = 3.3 V, Buck ON, Max at 60 °C |
| | | | – | 1.2 | 1.7 | mA | V _{DDD} = 1.8 V, Buck ON, Max at 60 °C |
| | | | – | 2.7 | 3.6 | mA | V _{DDD} = 1.8 to 3.3 V, LDO, Max at 85 °C |
| Cortex M4. Minimum Regulator Current Mode | | | | | | | |
| SIDLPS1 | I _{DD20} | CM4 Sleep 8 MHz, CM0+ Sleep 8 MHz. With IMO. | – | 0.7 | 1.1 | mA | V _{DDD} = 3.3 V, Buck ON, Max at 60 °C |
| | | | – | 1 | 1.5 | mA | V _{DDD} = 1.8 V, Buck ON, Max at 60 °C |
| | | | – | 2.4 | 3.3 | mA | V _{DDD} = 1.8 to 3.3 V, LDO, Max at 85 °C |
| Cortex M0+. Minimum Regulator Current Mode | | | | | | | |
| SIDLPS3 | I _{DD22} | CM4 Off, CM0+ Sleep 8 MHz. With IMO. | – | 0.6 | 1.1 | mA | V _{DDD} = 3.3 V, Buck ON, Max at 60 °C |
| | | | – | 0.9 | 1.5 | mA | V _{DDD} = 1.8 V, Buck ON, Max at 60 °C |
| | | | – | 2.4 | 3.3 | mA | V _{DDD} = 1.8 to 3.3 V, LDO, Max at 85 °C |
| ULP RANGE POWER SPECIFICATIONS (for V_{CCD} = 0.9 V using the Buck). ULP mode is valid from –20 to +85 °C. | | | | | | | |
| Cortex M4. Active Mode | | | | | | | |
| Execute with Cache Disabled (Flash) | | | | | | | |
| SIDF5 | I _{DD3} | Execute from Flash; CM4 Active 50 MHz, CM0+ Sleep 25 MHz. With IMO & FLL. While(1). | – | 1.7 | 2.2 | mA | V _{DDD} = 3.3 V, Buck ON, Max at 60 °C |
| | | | – | 2.1 | 2.4 | mA | V _{DDD} = 1.8 V, Buck ON, Max at 60 °C |
| SIDF6 | I _{DD4} | Execute from Flash; CM4 Active 8 MHz, CM0+ Sleep 8 MHz. With IMO. While (1) | – | 0.56 | 0.8 | mA | V _{DDD} = 3.3 V, Buck ON, Max at 60 °C |
| | | | – | 0.75 | 1 | mA | V _{DDD} = 1.8 V, Buck ON, Max at 60 °C |
| Execute with Cache Enabled | | | | | | | |
| SIDC8 | I _{DD10} | Execute from Cache; CM4 Active 50 MHz, CM0+ Sleep 25 MHz. With IMO & FLL. Dhrystone. | – | 1.6 | 2.2 | mA | V _{DDD} = 3.3 V, Buck ON, Max at 60 °C |
| | | | – | 2.4 | 2.7 | mA | V _{DDD} = 1.8 V, Buck ON, Max at 60 °C |
| SIDC9 | I _{DD11} | Execute from Cache; CM4 Active 8 MHz, CM0+ Sleep 8 MHz. With IMO. Dhrystone. | – | 0.65 | 0.8 | mA | V _{DDD} = 3.3 V, Buck ON, Max at 60 °C |
| | | | – | 0.8 | 1.1 | mA | V _{DDD} = 1.8 V, Buck ON, Max at 60 °C |
| Cortex M0+. Active Mode | | | | | | | |
| Execute with Cache Disabled (Flash) | | | | | | | |
| SIDF7 | I _{DD16} | Execute from Flash; CM4 Off, CM0+ Active 25 MHz. With IMO & FLL. Write(1). | – | 1 | 1.4 | mA | V _{DDD} = 3.3 V, Buck ON, Max at 60 °C |
| | | | – | 1.34 | 1.6 | mA | V _{DDD} = 1.8 V, Buck ON, Max at 60 °C |
| SIDF8 | I _{DD17} | Execute from Flash; CM4 Off, CM0+ Active 8 MHz. With IMO. While(1). | – | 0.54 | 0.75 | mA | V _{DDD} = 3.3 V, Buck ON, Max at 60 °C |
| | | | – | 0.73 | 1 | mA | V _{DDD} = 1.8 V, Buck ON, Max at 60 °C |
| Execute with Cache Enabled | | | | | | | |
| SIDC10 | I _{DD18} | Execute from Cache; CM4 Off, CM0+ Active 25 MHz. With IMO & FLL. Dhrystone. | – | 0.91 | 1.25 | mA | V _{DDD} = 3.3 V, Buck ON, Max at 60 °C |
| | | | – | 1.34 | 1.6 | mA | V _{DDD} = 1.8 V, Buck ON, Max at 60 °C |
| SIDC11 | I _{DD19} | Execute from Cache; CM4 Off, CM0+ Active 8 MHz. With IMO. Dhrystone. | – | 0.51 | 0.72 | mA | V _{DDD} = 3.3 V, Buck ON, Max at 60 °C |
| | | | – | 0.73 | 0.95 | mA | V _{DDD} = 1.8 V, Buck ON, Max at 60 °C |
| Cortex M4. Sleep Mode | | | | | | | |

Table 11. Power Supply Range, CPU Current, and Transition Time Specifications (continued)

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|---|------------------------|---|-----|------|------|------|---|
| SIDS7 | I _{DD21} | CM4 Sleep 50 MHz, CM0+ Sleep 25 MHz. With IMO & FLL. | – | 0.76 | 1.1 | mA | V _{DDD} = 3.3 V, Buck ON, Max at 60 °C |
| | | | – | 1.1 | 1.4 | mA | V _{DDD} = 1.8 V, Buck ON, Max at 60 °C |
| SIDS8 | I _{DD22} | CM4 Sleep 8 MHz, CM0+ Sleep 8 MHz. With IMO. | – | 0.42 | 0.65 | mA | V _{DDD} = 3.3 V, Buck ON, Max at 60 °C |
| | | | – | 0.59 | 0.8 | mA | V _{DDD} = 1.8 V, Buck ON, Max at 60 °C |
| Cortex M0+. Sleep Mode | | | | | | | |
| SIDS9 | I _{DD23} | CM4 Off, CM0+ Sleep 25 MHz. With IMO & FLL. | – | 0.62 | 0.9 | mA | V _{DDD} = 3.3 V, Buck ON, Max at 60 °C |
| | | | – | 0.88 | 1.1 | mA | V _{DDD} = 1.8 V, Buck ON, Max at 60 °C |
| SIDS10 | I _{DD24} | CM4 Off, CM0+ Sleep 8 MHz. With IMO. | – | 0.41 | 0.6 | mA | V _{DDD} = 3.3 V, Buck ON, Max at 60 °C |
| | | | – | 0.58 | 0.8 | mA | V _{DDD} = 1.8 V, Buck ON, Max at 60 °C |
| Cortex M4. Minimum Regulator Current Mode | | | | | | | |
| SIDLPA5 | I _{DD25} | Execute from Flash. CM4 Active 8 MHz, CM0+ Sleep 8 MHz. With IMO. While(1). | – | 0.52 | 0.75 | mA | V _{DDD} = 3.3 V, Buck ON, Max at 60 °C |
| | | | – | 0.76 | 1 | mA | V _{DDD} = 1.8 V, Buck ON, Max at 60 °C |
| SIDLPA6 | I _{DD26} | Execute from Cache. CM4 Active 8 MHz, CM0+ Sleep 8 MHz. With IMO. Dhystone. | – | 0.54 | 0.76 | mA | V _{DDD} = 3.3 V, Buck ON, Max at 60 °C |
| | | | – | 0.78 | 1 | mA | V _{DDD} = 1.8 V, Buck ON, Max at 60 °C |
| Cortex M0+. Minimum Regulator Current Mode | | | | | | | |
| SIDLPA7 | I _{DD27} | Execute from Flash. CM4 Off, CM0+ Active 8 MHz. With IMO. While (1). | – | 0.51 | 0.75 | mA | V _{DDD} = 3.3 V, Buck ON, Max at 60 °C |
| | | | – | 0.75 | 1 | mA | V _{DDD} = 1.8 V, Buck ON, Max at 60 °C |
| SIDLPA8 | I _{DD28} | Execute from Cache. CM4 Off, CM0+ Active 8 MHz. With IMO. Dhystone. | – | 0.48 | 0.7 | mA | V _{DDD} = 3.3 V, Buck ON, Max at 60 °C |
| | | | – | 0.7 | 0.95 | mA | V _{DDD} = 1.8 V, Buck ON, Max at 60 °C |
| Cortex M4. Minimum Regulator Current Mode | | | | | | | |
| SIDLPS5 | I _{DD29} | CM4 Sleep 8 MHz, CM0 Sleep 8 MHz. With IMO. | – | 0.4 | 0.6 | mA | V _{DDD} = 3.3 V, Buck ON, Max at 60 °C |
| | | | – | 0.57 | 0.8 | mA | V _{DDD} = 1.8 V, Buck ON, Max at 60 °C |
| Cortex M0+. Minimum Regulator Current Mode | | | | | | | |
| SIDLPS7 | I _{DD31} | CM4 Off, CM0+ Sleep 8 MHz. With IMO. | – | 0.39 | 0.6 | mA | V _{DDD} = 3.3 V, Buck ON, Max at 60 °C |
| | | | – | 0.56 | 0.8 | mA | V _{DDD} = 1.8 V, Buck ON, Max at 60 °C |
| Deep Sleep Mode | | | | | | | |
| SIDDS1 | I _{DD33A} | With internal Buck enabled and 64K SRAM retention | – | 7 | – | μA | Max value is at 85 °C |
| SIDDS1_B | I _{DD33A_B} | With internal Buck enabled and 64K SRAM retention | – | 7 | – | μA | Max value is at 60 °C |
| SIDDS2 | I _{DD33B} | With internal Buck enabled and 256K SRAM retention | – | 9 | – | μA | Max value is at 85 °C |
| SIDDS2_B | I _{DD33B_B} | With internal Buck enabled and 256K SRAM retention | – | 9 | – | μA | Max value is at 60 °C |
| Hibernate Mode | | | | | | | |
| SIDHIB1 | I _{DD34} | V _{DDD} = 1.8 V | – | 300 | – | nA | No clocks running |
| SIDHIB2 | I _{DD34A} | V _{DDD} = 3.3 V | – | 800 | – | nA | No clocks running |
| Power Mode Transition Times | | | | | | | |
| SID12 | T _{LFACT_ACT} | Low Power Active to Active transition time | – | – | 35 | μs | Including PLL lock time |

Table 11. Power Supply Range, CPU Current, and Transition Time Specifications (continued)

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|----------|-----------------------|---|-----|-----|-----|------|---|
| SID13 | T _{DS_LPACT} | Deep Sleep to LP Active transition time. Guaranteed by Design | – | – | 25 | µs | Cypress supplied software wakeup routines take approximately 100 CPU clock cycles after hardware wakeup (the 25 µs) before transition to Application code. With an 8 MHz CPU clock (LP Active), the time before user code executes is 25 + 12.5 = 37.5 µs. |
| SID13A | T _{DS_ACT} | Deep Sleep to Active transition time. Guaranteed by Design. | – | – | 25 | µs | Cypress supplied software wakeup routines take approximately 100 CPU clock cycles after hardware wakeup (the 25 µs) before transition to Application code. With a 25 MHz CPU clock (FLL), the time before user code executes is 25 + 4 = 29 µs. With a 100 MHz CPU clock, the time is 25 + 1.0 = 26 µs. |
| SID14 | T _{HIB_ACT} | Hibernate to Active transition time | – | 500 | – | µs | Including PLL lock time |

XRES
Table 12. XRES

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|---|-------------------------|--|--------------------------|-----|--------------------------|------|--------------------------|
| XRES (Active Low) Specifications | | | | | | | |
| XRES AC Specifications | | | | | | | |
| SID15 | T _{XRES_ACT} | POR or XRES release to Active transition time | – | 750 | – | µs | Normal mode, 50 MHz M0+. |
| SID16 | T _{XRES_PW} | XRES Pulse width | 5 | – | – | µs | – |
| XRES DC Specifications | | | | | | | |
| SID17 | T _{XRES_IDD} | IDD when XRES asserted | – | 300 | – | nA | V _{DDD} = 1.8 V |
| SID17A | T _{XRES_IDD_1} | IDD when XRES asserted | – | 800 | – | nA | V _{DDD} = 3.3 V |
| SID77 | V _{IH} | Input Voltage high threshold | 0.7 * V _{DD} | – | – | V | CMOS Input |
| SID78 | V _{IL} | Input Voltage low threshold | – | – | 0.3 * V _{DD} | V | CMOS Input |
| SID80 | C _{IN} | Input Capacitance | – | 3 | – | pF | – |
| SID81 | V _{HYSXRES} | Input voltage hysteresis | – | 100 | – | mV | – |
| SID82 | I _{DIODE} | Current through protection diode to V _{DD} /V _{SS} | – | – | 100 | µA | – |

Notes

- Cypress-supplied software wakeup routines take approximately 100 CPU clock cycles after hardware wakeup (the 25 µs) before transition to Application code. With an 8-MHz CPU clock (LP Active), the time before user code executes is 25 + 12.5 = 37.5 µs.
- Cypress-supplied software wakeup routines take approximately 100 CPU clock cycles after hardware wakeup (the 25 µs) before transition to Application code. With a 25-MHz CPU clock (FLL), the time before user code executes is 25 + 4 = 29 µs. With a 100-MHz CPU clock, the time is 25 + 1 = 26 µs.

GPIO
Table 13. GPIO Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|-------------------------------|-----------------------|--|------------------------------|-----|-----------------------|------|--|
| GPIO DC Specifications | | | | | | | |
| SID57 | V _{IH} | Input voltage high threshold | 0.7 * V _{DD} | – | – | V | CMOS Input |
| SID57A | I _{IHS} | Input current when Pad > V _{DDIO} for OVT inputs | – | – | 10 | μA | Per I ² C Spec |
| SID58 | V _{IL} | Input voltage low threshold | – | – | 0.3 * V _{DD} | V | CMOS Input |
| SID241 | V _{IH} | LVTTL input, V _{DD} < 2.7 V | 0.7 * V _{DD} | – | – | V | – |
| SID242 | V _{IL} | LVTTL input, V _{DD} < 2.7 V | – | – | 0.3*V _{DD} | V | – |
| SID243 | V _{IH} | LVTTL input, V _{DD} ≥ 2.7 V | 2.0 | – | – | V | – |
| SID244 | V _{IL} | LVTTL input, V _{DD} ≥ 2.7 V | – | – | 0.8 | V | – |
| SID59 | V _{OH} | Output voltage high level | V _{DD} – 0.5 | – | – | V | I _{OH} = 8 mA |
| SID62A | V _{OL} | Output voltage low level | – | – | 0.4 | V | I _{OL} = 8 mA |
| SID63 | R _{PULLUP} | Pull-up resistor | 3.5 | 5.6 | 8.5 | kΩ | – |
| SID64 | R _{PULLDOWN} | Pull-down resistor | 3.5 | 5.6 | 8.5 | kΩ | – |
| SID65 | I _{IL} | Input leakage current (absolute value) | – | – | 2 | nA | 25 °C, V _{DD} = 3.0 V |
| SID65A | I _{IL_CTBM} | Input leakage on CTBm input pins | – | – | 4 | nA | – |
| SID66 | C _{IN} | Input Capacitance | – | – | 5 | pF | – |
| SID67 | V _{HYSTTL} | Input hysteresis LVTTL V _{DD} > 2.7 V | 100 | 0 | – | mV | – |
| SID68 | V _{HYS CMOS} | Input hysteresis CMOS | 0.05 * V _{DD} | – | – | mV | – |
| SID69 | I _{DIODE} | Current through protection diode to V _{DD} /V _{SS} | – | – | 100 | μA | – |
| SID69A | I _{TOT_GPIO} | Maximum Total Source or Sink Chip Current | – | – | 200 | mA | – |
| GPIO AC Specifications | | | | | | | |
| SID70 | T _{RISE F} | Rise time in Fast Strong Mode. 10% to 90% of V _{DD} | – | – | 2.5 | ns | Load = 15 pF, 8 mA drive strength |
| SID71 | T _{FALL F} | Fall time in Fast Strong Mode. 10% to 90% of V _{DD} | – | – | 2.5 | ns | Load = 15 pF, 8 mA drive strength |
| SID72 | T _{RISE S_1} | Rise time in Slow Strong Mode. 10% to 90% of V _{DD} | 52 | – | 142 | ns | Load = 15 pF, 8 mA drive strength, V _{DD} ≤ 2.7 V |
| SID72A | T _{RISE S_2} | Rise time in Slow Strong Mode. 10% to 90% of V _{DD} | 48 | – | 102 | ns | Load = 15 pF, 8 mA drive strength, 2.7 V < V _{DD} ≤ 3.6 V |
| SID73 | T _{FALL S_1} | Fall time in Slow Strong Mode. 10% to 90% of V _{DD} | 44 | – | 211 | ns | Load = 15 pF, 8 mA drive strength, V _{DD} ≤ 2.7 V |
| SID73A | T _{FALL S_2} | Fall time in Slow Strong Mode. 10% to 90% of V _{DD} | 42 | – | 93 | ns | Load = 15 pF, 8 mA drive strength, 2.7 V < V _{DD} ≤ 3.6 V |
| SID73G | T _{FALL_I2C} | Fall time (30% to 70% of V _{DD}) in Slow Strong mode | 20 * V _{DDIO} / 5.5 | – | 250 | ns | Load = 10 pF to 400 pF, 8-mA drive strength |

Table 13. GPIO Specifications (continued)

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|----------|-----------------------|--|-----|-----|------|------|--------------------------------------|
| SID74 | F _{GPIOOUT1} | GPIO Fout. Fast Strong mode. | – | – | 100 | MHz | 90/10%, 15-pF load, 60/40 duty cycle |
| SID75 | F _{GPIOOUT2} | GPIO Fout; Slow Strong mode. | – | – | 16.7 | MHz | 90/10%, 15-pF load, 60/40 duty cycle |
| SID76 | F _{GPIOOUT3} | GPIO Fout; Fast Strong mode. | – | – | 7 | MHz | 90/10%, 25-pF load, 60/40 duty cycle |
| SID245 | F _{GPIOOUT4} | GPIO Fout; Slow Strong mode. | – | – | 3.5 | MHz | 90/10%, 25-pF load, 60/40 duty cycle |
| SID246 | F _{GPIOIN} | GPIO input operating frequency; 1.71 V ≤ V _{DD} ≤ 3.6 V | – | – | 100 | MHz | 90/10% V _{IO} |

Analog Peripherals

Opamp

Table 14. Opamp Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|----------|--------------------------|---|-----|------|------------------------|------|--|
| | I _{DD} | Opamp Block current. No load. | – | – | – | | – |
| SID269 | I _{DD_HI} | Power = Hi | – | 1300 | 1500 | μA | – |
| SID270 | I _{DD_MED} | Power = Med | – | 450 | 600 | μA | – |
| SID271 | I _{DD_LOW} | Power = Lo | – | 250 | 350 | μA | – |
| | GBW | Load = 20 pF, 0.1 mA. V _{DDA} = 2.7 V | – | – | – | | – |
| SID272 | G _{BW_HI} | Power = Hi | 6 | – | – | MHz | – |
| SID273 | G _{BW_MED} | Power = Med | 4 | – | – | MHz | – |
| SID274 | G _{BW_LO} | Power = Lo | – | 1 | – | MHz | – |
| | I _{OUT_MAX} | V _{DDA} ≥ 2.7 V, 500 mV from rail | – | – | – | | – |
| SID275 | I _{OUT_MAX_HI} | Power = Hi | 10 | – | – | mA | – |
| SID276 | I _{OUT_MAX_MID} | Power = Mid | 10 | – | – | mA | – |
| SID277 | I _{OUT_MAX_LO} | Power = Lo | – | 5 | – | mA | – |
| | I _{OUT} | V _{DDA} = 1.71 V, 500 mV from rail | – | – | – | | – |
| SID278 | I _{OUT_MAX_HI} | Power = Hi | 4 | – | – | mA | – |
| SID279 | I _{OUT_MAX_MID} | Power = Mid | 4 | – | – | mA | – |
| SID280 | I _{OUT_MAX_LO} | Power = Lo | – | 2 | – | mA | – |
| SID281 | V _{IN} | Input voltage range | 0 | – | V _{DDA} – 0.2 | V | – |
| SID282 | V _{CM} | Input common mode voltage | 0 | – | V _{DDA} – 0.2 | V | – |
| | V _{OUT} | V _{DDA} ≥ 2.7 V | – | – | – | | – |
| SID283 | V _{OUT_1} | Power = hi, Iload = 10 mA | 0.5 | – | V _{DDA} – 0.5 | V | – |
| SID284 | V _{OUT_2} | Power = hi, Iload = 1 mA | 0.2 | – | V _{DDA} – 0.2 | V | – |
| SID285 | V _{OUT_3} | Power = med, Iload = 1 mA | 0.2 | – | V _{DDA} – 0.2 | V | – |
| SID286 | V _{OUT_4} | Power = lo, Iload = 0.1 mA | 0.2 | – | V _{DDA} – 0.2 | V | – |
| SID287 | V _{OS_UNTR} | Offset voltage, untrimmed | – | – | – | mV | – |
| SID288 | V _{OS_TR} | Offset voltage, trimmed | –1 | ±0.5 | 1 | mV | High mode, 0.2 to V _{DDA} – 0.2 |

Table 14. Opamp Specifications (continued)

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|------------------------|-------------------------|---|-----|------|------|--------|---|
| SID288A | V _{OS_TR} | Offset voltage, trimmed | – | ±1 | – | mV | Medium mode |
| SID288B | V _{OS_TR} | Offset voltage, trimmed | – | ±2 | – | mV | Low mode |
| SID289 | V _{OS_DR_UNTR} | Offset voltage drift, untrimmed | – | – | – | µV/°C | – |
| SID290 | V _{OS_DR_TR} | Offset voltage drift, trimmed | –10 | ±3 | 10 | µV/°C | High mode, 0.2 to V _{DDA} – 0.2 |
| SID290A | V _{OS_DR_TR} | Offset voltage drift, trimmed | – | ±10 | – | µV/°C | Medium mode |
| SID290B | V _{OS_DR_TR} | Offset voltage drift, trimmed | – | ±10 | – | µV/°C | Low mode |
| SID291 | CMRR | DC Common mode rejection ratio | 67 | 80 | – | dB | V _{DDD} = 3.3 V |
| SID292 | PSRR | Power supply rejection ratio at 1 kHz, 10-mV ripple | 70 | 85 | – | dB | V _{DDD} = 3.3 V |
| Noise | | | – | – | – | – | – |
| SID293 | VN1 | Input-referred, 1 Hz–1 GHz, power = Hi | – | 100 | – | µVrms | – |
| SID294 | VN2 | Input-referred, 1 kHz, power = Hi | – | 180 | – | nV/rHz | – |
| SID295 | VN3 | Input-referred, 10 kHz, power = Hi | – | 70 | – | nV/rHz | – |
| SID296 | VN4 | Input-referred, 100 kHz, power = Hi | – | 38 | – | nV/rHz | – |
| SID297 | CLOAD | Stable up to max. load. Performance specs at 50 pF. | – | – | 125 | pF | – |
| SID298 | SLEW_RATE | Output slew rate | 6 | – | – | V/µs | Clload = 50 pF, Power = High, V _{DDA} ≥ 2.7 V |
| SID299 | T _{OP_WAKE} | From disable to enable, no external RC dominating | – | 25 | – | µs | – |
| | COMP_MODE | Comparator mode; 50-mV overdrive, Trise = Tfall (approx.) | – | – | – | – | – |
| SID300 | T _{PD1} | Response time; power = hi | – | 150 | – | ns | – |
| SID301 | T _{PD2} | Response time; power = med | – | 400 | – | ns | – |
| SID302 | T _{PD3} | Response time; power = lo | – | 2000 | – | ns | – |
| SID303 | V _{HYST_OP} | Hysteresis | – | 10 | – | mV | – |
| Deep Sleep Mode | | Mode 2 is lowest current range. Mode 1 has higher GBW. | | | | | Deep Sleep mode operation: V _{DDA} ≥ 2.7 V. V _{IN} is 0.2 to V _{DDA} – 1.5 V |
| SID_DS_1 | I _{DD_HI_M1} | Mode 1, High current | – | 1300 | 1500 | µA | Typ at 25 °C |
| SID_DS_2 | I _{DD_MED_M1} | Mode 1, Medium current | – | 460 | 600 | µA | Typ at 25 °C |
| SID_DS_3 | I _{DD_LOW_M1} | Mode 1, Low current | – | 230 | 350 | µA | Typ at 25 °C |
| SID_DS_4 | I _{DD_HI_M2} | Mode 2, High current | – | 120 | – | µA | 25 °C |
| SID_DS_5 | I _{DD_MED_M2} | Mode 2, Medium current | – | 60 | – | µA | 25 °C |
| SID_DS_6 | I _{DD_LOW_M2} | Mode 2, Low current | – | 15 | – | µA | 25 °C |
| SID_DS_7 | GBW_HI_M1 | Mode 1, High current | – | 4 | – | MHz | 25 °C |
| SID_DS_8 | GBW_MED_M1 | Mode 1, Medium current | – | 2 | – | MHz | 25 °C |

Table 14. Opamp Specifications (continued)

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|-----------|--------------------|------------------------|-----|-----|-----|------|--|
| SID_DS_9 | GBW_LOW_M1 | Mode 1, Low current | – | 0.5 | – | MHz | 25 °C |
| SID_DS_10 | GBW_HI_M2 | Mode 2, High current | – | 0.5 | – | MHz | 20-pF load, no DC load 0.2 V to $V_{DDA} - 1.5$ V |
| SID_DS_11 | GBW_MED_M2 | Mode 2, Medium current | – | 0.2 | – | MHz | 20-pF load, no DC load 0.2 V to $V_{DDA} - 1.5$ V |
| SID_DS_12 | GBW_LOW_M2 | Mode 2, Low current | – | 0.1 | – | MHz | 20-pF load, no DC load 0.2 V to $V_{DDA} - 1.5$ V |
| SID_DS_13 | $V_{OS_HI_M1}$ | Mode 1, High current | – | 5 | – | mV | With trim 25 °C, 0.2 V to $V_{DDA} - 1.5$ V |
| SID_DS_14 | $V_{OS_MED_M1}$ | Mode 1, Medium current | – | 5 | – | mV | With trim 25 °C, 0.2 V to $V_{DDA} - 1.5$ V |
| SID_DS_15 | $V_{OS_LOW_M1}$ | Mode 1, Low current | – | 5 | – | mV | With trim 25 °C, 0.2 V to $V_{DDA} - 1.5$ V |
| SID_DS_16 | $V_{OS_HI_M2}$ | Mode 2, High current | – | 5 | – | mV | With trim 25 °C, 0.2 V to $V_{DDA} - 1.5$ V |
| SID_DS_17 | $V_{OS_MED_M2}$ | Mode 2, Medium current | – | 5 | – | mV | With trim 25 °C, 0.2 V to $V_{DDA} - 1.5$ V |
| SID_DS_18 | $V_{OS_LOW_M2}$ | Mode 2, Low current | – | 5 | – | mV | With trim 25 °C, 0.2 V to $V_{DDA} - 1.5$ V |
| SID_DS_19 | $I_{OUT_HI_M1}$ | Mode 1, High current | – | 10 | – | mA | Output is 0.5 V to $V_{DDA} - 0.5$ V |
| SID_DS_20 | $I_{OUT_MED_M1}$ | Mode 1, Medium current | – | 10 | – | mA | Output is 0.5 V to $V_{DDA} - 0.5$ V |
| SID_DS_21 | $I_{OUT_LOW_M1}$ | Mode 1, Low current | – | 4 | – | mA | Output is 0.5 V to $V_{DDA} - 0.5$ V |
| SID_DS_22 | $I_{OUT_HI_M2}$ | Mode 2, High current | – | 1 | – | mA | Output is 0.5 V to $V_{DDA} - 0.5$ V |
| SID_DS_23 | $I_{OUT_MED_M2}$ | Mode 2, Medium current | – | 1 | – | mA | Output is 0.5 V to $V_{DDA} - 0.5$ V |
| SID_DS_24 | $I_{OUT_LOW_M2}$ | Mode 2, Low current | – | 0.5 | – | mA | Output is 0.5 V to $V_{DDA} - 0.5$ V |

Table 15. Low-Power (LP) Comparator Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|--|----------------------|---|-----|-----|--------------------------|------|----------------------------|
| LP Comparator DC Specifications | | | | | | | |
| SID84 | V _{OFFSET1} | Input offset voltage for COMP1. Normal power mode. | -10 | - | 10 | mV | COMP0 offset is ±25 mV |
| SID85A | V _{OFFSET2} | Input offset voltage. Low-power mode. | -25 | ±12 | 25 | mV | - |
| SID85B | V _{OFFSET3} | Input offset voltage. Ultra low-power mode. | -25 | ±12 | 25 | mV | - |
| SID86 | V _{HYST1} | Hysteresis when enabled in Normal mode | - | - | 60 | mV | - |
| SID86A | V _{HYST2} | Hysteresis when enabled in Low-power mode | - | - | 80 | mV | - |
| SID87 | V _{ICM1} | Input common mode voltage in Normal mode | 0 | - | V _{DDIO1} - 0.1 | V | - |
| SID247 | V _{ICM2} | Input common mode voltage in Low power mode | 0 | - | V _{DDIO1} - 0.1 | V | - |
| SID247A | V _{ICM3} | Input common mode voltage in Ultra low power mode | 0 | - | V _{DDIO1} - 0.1 | V | - |
| SID88 | CMRR | Common mode rejection ratio in Normal power mode | 50 | - | - | dB | - |
| SID89 | I _{CMP1} | Block Current, Normal mode | - | - | 150 | µA | - |
| SID248 | I _{CMP2} | Block Current, Low power mode | - | - | 10 | µA | - |
| SID259 | I _{CMP3} | Block Current in Ultra low-power mode | - | 0.3 | 0.85 | µA | - |
| SID90 | ZCMP | DC Input impedance of comparator | 35 | - | - | MΩ | - |
| LP Comparator AC Specifications | | | | | | | |
| SID91 | T _{RESP1} | Response time, Normal mode, 100 mV overdrive | - | - | 100 | ns | - |
| SID258 | T _{RESP2} | Response time, Low power mode, 100 mV overdrive | - | - | 1000 | ns | - |
| SID92 | T _{RESP3} | Response time, Ultra-low power mode, 100 mV overdrive | - | - | 20 | µs | - |
| SID92E | T _{CMP_EN1} | Time from Enabling to operation | - | - | 10 | µs | Normal and Low-power modes |
| SID92F | T _{CMP_EN2} | Time from Enabling to operation | - | - | 50 | µs | Ultra low-power mode |

Table 16. Temperature Sensor Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|----------|----------------------|-----------------------------|-----|-----|-----|------|----------------------|
| SID93 | T _{SENSACC} | Temperature sensor accuracy | -5 | ±1 | 5 | °C | -40 to +85 °C |

Table 17. Internal Reference Specification

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|----------|--------------------|-------------|-------|-----|-------|------|----------------------|
| SID93R | V _{REFBG} | - | 1.188 | 1.2 | 1.212 | V | - |

SAR ADC
Table 18. 12-bit SAR ADC DC Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|----------|-----------|--|-----------------|-----|------------------|------|---------------------------------|
| SID94 | A_RES | SAR ADC Resolution | – | – | 12 | bits | – |
| SID95 | A_CHNLS_S | Number of channels - single ended | – | – | 16 | – | 8 full speed. |
| SID96 | A-CHNKS_D | Number of channels - differential | – | – | 8 | – | Diff inputs use neighboring I/O |
| SID97 | A-MONO | Monotonicity | – | – | – | – | Yes |
| SID98 | A_GAINERR | Gain error | – | – | ±0.2 | % | With external reference. |
| SID99 | A_OFFSET | Input offset voltage | – | – | 2 | mV | Measured with 1-V reference |
| SID100 | A_ISAR_1 | Current consumption at 1 Msps | – | – | 1 | mA | At 1 Msps. External Bypass Cap. |
| SID100A | A_ISAR_2 | Current consumption at 1 Msps. Reference = V _{DD} | – | – | 1.25 | mA | At 1 Msps. External Bypass Cap. |
| SID101 | A_VINS | Input voltage range - single-ended | V _{SS} | – | V _{DDA} | V | – |
| SID102 | A_VIND | Input voltage range - differential | V _{SS} | – | V _{DDA} | V | – |
| SID103 | A_INRES | Input resistance | – | – | 2.2 | kΩ | – |
| SID104 | A_INCAP | Input capacitance | – | – | 10 | pF | – |

Table 19. 12-bit SAR ADC AC Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|---|-----------|--|-----|-----|-----|------|--|
| 12-bit SAR ADC AC Specifications | | | | | | | |
| SID106 | A_PSRR | Power supply rejection ratio | 70 | – | – | dB | – |
| SID107 | A_CMRR | Common mode rejection ratio | 66 | – | – | dB | Measured at 1 V. |
| One Megasample per second mode: | | | | | | | |
| SID108 | A_SAMP_1 | Sample rate with external reference bypass cap. | – | – | 1 | MspS | – |
| SID108A | A_SAMP_2 | Sample rate with no bypass cap; Reference = V _{DD} | – | – | 250 | ksps | – |
| SID108B | A_SAMP_3 | Sample rate with no bypass cap. Internal reference. | – | – | 100 | ksps | – |
| SID109 | A_SINAD | Signal-to-noise and Distortion ratio (SINAD). V _{DDA} = 2.7 to 3.6 V, 1 Msps. | 64 | – | – | dB | Fin = 10 kHz |
| SID111A | A_INL | Integral Non Linearity. V _{DDA} = 2.7 to 3.6 V, 1 Msps | –2 | – | 2 | LSB | Measured with internal V _{REF} = 1.2 V and bypass cap. |
| SID111B | A_INL | Integral Non Linearity. V _{DDA} = 2.7 to 3.6 V, 1 Msps | –4 | – | 4 | LSB | Measured with external V _{REF} ≥ 1 V and V _{IN} common mode < 2 * V _{ref} . |
| SID112A | A_DNL | Differential Non Linearity. V _{DDA} = 2.7 to 3.6 V, 1 Msps | –1 | – | 1.4 | LSB | Measured with internal V _{REF} = 1.2 V and bypass cap. |
| SID112B | A_DNL | Differential Non Linearity. V _{DDA} = 2.7 to 3.6 V, 1 Msps | –1 | – | 1.7 | LSB | Measured with external V _{REF} ≥ 1 V and V _{IN} common mode < 2 * V _{ref} . |
| SID113 | A_THD | Total harmonic distortion. V _{DDA} = 2.7 to 3.6 V, 1 Msps. | – | – | –65 | dB | Fin = 10 kHz |

Table 20. 12-bit DAC Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|-------------------------------------|-----------------|--|-----|-----|-----|------|--|
| 12-bit DAC DC Specifications | | | | | | | |
| SID108D | DAC_RES | DAC resolution | – | – | 12 | bits | – |
| SID111D | DAC_INL | Integral Non-Linearity | –4 | – | 4 | LSB | – |
| SID112D | DAC_DNL | Differential Non Linearity | –2 | – | 2 | LSB | Monotonic to 11 bits. |
| SID99D | DAC_OFFSET | Output Voltage zero offset error | –10 | – | 10 | mV | For 000 (hex) |
| SID103D | DAC_OUT_RE S | DAC Output Resistance | – | 15 | – | kΩ | – |
| SID100D | DAC_IDD | DAC Current | – | – | 125 | μA | – |
| SID101D | DAC_QIDD | DAC Current when DAC stopped | – | – | 1 | μA | – |
| 12-bit DAC AC Specifications | | | | | | | |
| SID109D | DAC_CONV | DAC Settling time | – | – | 2 | μs | Driving through CTBm buffer; 25-pF load |
| SID110D | DAC_Wakeup | Time from Enabling to ready for conversion | – | – | 10 | μs | – |

CSD
Table 21. CapSense Sigma-Delta (CSD) Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|--|----------------------------|---|-----|-----|---------------------------|------|--|
| CSD V2 Specifications | | | | | | | |
| SYS.PER#3 | V _{DD_RIPPLE} | Max allowed ripple on power supply, DC to 10 MHz | – | – | ±50 | mV | V _{DDA} > 2 V (with ripple), 25 °C T _A , Sensitivity = 0.1 pF |
| SYS.PER#16 | V _{DD_RIPPLE_1.8} | Max allowed ripple on power supply, DC to 10 MHz | – | – | ±25 | mV | V _{DDA} > 1.75 V (with ripple), 25 °C T _A , Parasitic Capacitance (C _P) < 20 pF, Sensitivity ≥ 0.4 pF |
| SID.CSD.BLK | I _{CSD} | Maximum block current | | | 4500 | μA | – |
| SID.CSD#15 | V _{REF} | Voltage reference for CSD and Comparator | 0.6 | 1.2 | V _{DDA} – 0.6 | V | V _{DDA} – V _{REF} ≥ 0.6 V |
| SID.CSD#15A | V _{REF_EXT} | External Voltage reference for CSD and Comparator | 0.6 | | V _{DDA} – 0.6 | V | V _{DDA} – V _{REF} ≥ 0.6 V |
| SID.CSD#16 | I _{DAC1IDD} | IDAC1 (7-bits) block current | – | – | 1900 | μA | – |
| SID.CSD#17 | I _{DAC2IDD} | IDAC2 (7-bits) block current | – | – | 1900 | μA | – |
| SID308 | V _{CSD} | Voltage range of operation | 1.7 | – | 3.6 | V | 1.71 to 3.6 V |
| SID308A | V _{COMPIDAC} | Voltage compliance range of IDAC | 0.6 | – | V _{DDA} – 0.6 | V | V _{DDA} – V _{REF} ≥ 0.6 V |
| SID309 | I _{DAC1DNL} | DNL | –1 | – | 1 | LSB | – |
| SID310 | I _{DAC1INL} | INL | –3 | – | 3 | LSB | If V _{DDA} < 2 V then for LSB of 2.4 μA or less |
| SID311 | I _{DAC2DNL} | DNL | –1 | – | 1 | LSB | – |
| SID312 | I _{DAC2INL} | INL | –3 | – | 3 | LSB | If V _{DDA} < 2 V then for LSB of 2.4 μA or less |
| SNRC of the following is Ratio of counts of finger to noise. Guaranteed by characterization | | | | | | | |

Table 21. CapSense Sigma-Delta (CSD) Specifications (continued)

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|-----------|------------------------|--|------|-----|------|-------|------------------------------------|
| SID313_1A | SNRC_1 | SRSS Reference. IMO + FLL Clock Source. 0.1-pF sensitivity | 5 | – | – | Ratio | 9.5-pF max. capacitance |
| SID313_1B | SNRC_2 | SRSS Reference. IMO + FLL Clock Source. 0.3-pF sensitivity | 5 | – | – | Ratio | 31-pF max. capacitance |
| SID313_1C | SNRC_3 | SRSS Reference. IMO + FLL Clock Source. 0.6-pF sensitivity | 5 | – | – | Ratio | 61-pF max. capacitance |
| SID313_2A | SNRC_4 | PASS Reference. IMO + FLL Clock Source. 0.1-pF sensitivity | 5 | – | – | Ratio | 12-pF max. capacitance |
| SID313_2B | SNRC_5 | PASS Reference. IMO + FLL Clock Source. 0.3-pF sensitivity | 5 | – | – | Ratio | 47-pF max. capacitance |
| SID313_2C | SNRC_6 | PASS Reference. IMO + FLL Clock Source. 0.6-pF sensitivity | 5 | – | – | Ratio | 86-pF max. capacitance |
| SID313_3A | SNRC_7 | PASS Reference. IMO + PLL Clock Source. 0.1-pF sensitivity | 5 | – | – | Ratio | 27-pF max. capacitance |
| SID313_3B | SNRC_8 | PASS Reference. IMO + PLL Clock Source. 0.3-pF sensitivity | 5 | – | – | Ratio | 86-pF max. capacitance |
| SID313_3C | SNRC_9 | PASS Reference. IMO + PLL Clock Source. 0.6-pF sensitivity | 5 | – | – | Ratio | 168-pF max. capacitance |
| SID314 | I _{DAC1CRT1} | Output current of IDAC1 (7 bits) in low range | 4.2 | | 5.7 | μA | LSB = 37.5-nA typ |
| SID314A | I _{DAC1CRT2} | Output current of IDAC1(7 bits) in medium range | 33.7 | | 45.6 | μA | LSB = 300-nA typ. |
| SID314B | I _{DAC1CRT3} | Output current of IDAC1(7 bits) in high range | 270 | | 365 | μA | LSB = 2.4-μA typ. |
| SID314C | I _{DAC1CRT12} | Output current of IDAC1 (7 bits) in low range, 2X mode | 8 | | 11.4 | μA | LSB = 37.5-nA typ. 2X output stage |
| SID314D | I _{DAC1CRT22} | Output current of IDAC1(7 bits) in medium range, 2X mode | 67 | | 91 | μA | LSB = 300-nA typ. 2X output stage |
| SID314E | I _{DAC1CRT32} | Output current of IDAC1(7 bits) in high range, 2X mode. V _{DDA} > 2 V | 540 | | 730 | μA | LSB = 2.4-μA typ. 2X output stage |
| SID315 | I _{DAC2CRT1} | Output current of IDAC2 (7 bits) in low range | 4.2 | | 5.7 | μA | LSB = 37.5-nA typ. |
| SID315A | I _{DAC2CRT2} | Output current of IDAC2 (7 bits) in medium range | 33.7 | | 45.6 | μA | LSB = 300-nA typ. |
| SID315B | I _{DAC2CRT3} | Output current of IDAC2 (7 bits) in high range | 270 | | 365 | μA | LSB = 2.4-μA typ. |
| SID315C | I _{DAC2CRT12} | Output current of IDAC2 (7 bits) in low range, 2X mode | 8 | | 11.4 | μA | LSB = 37.5-nA typ. 2X output stage |
| SID315D | I _{DAC2CRT22} | Output current of IDAC2(7 bits) in medium range, 2X mode | 67 | | 91 | μA | LSB = 300-nA typ. 2X output stage |
| SID315E | I _{DAC2CRT32} | Output current of IDAC2(7 bits) in high range, 2X mode. V _{DDA} > 2V | 540 | | 730 | μA | LSB = 2.4-μA typ. 2X output stage |
| SID315F | I _{DAC3CRT13} | Output current of IDAC in 8-bit mode in low range | 8 | | 11.4 | μA | LSB = 37.5-nA typ. |
| SID315G | I _{DAC3CRT23} | Output current of IDAC in 8-bit mode in medium range | 67 | | 91 | μA | LSB = 300-nA typ. |
| SID315H | I _{DAC3CRT33} | Output current of IDAC in 8-bit mode in high range. V _{DDA} > 2V | 540 | | 730 | μA | LSB = 2.4-μA typ. |

Table 21. CapSense Sigma-Delta (CSD) Specifications (continued)

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|----------|----------------------------|---|-----|-----|-----|------|--|
| SID320 | I _{DAC} OFFSET | All zeroes input | – | – | 1 | LSB | Polarity set by Source or Sink |
| SID321 | I _{DAC} GAIN | Full-scale error less offset | – | – | ±15 | % | LSB = 2.4-µA typ. |
| SID322 | I _{DAC} MISMATCH1 | Mismatch between IDAC1 and IDAC2 in Low mode | – | – | 9.2 | LSB | LSB = 37.5-nA typ. |
| SID322A | I _{DAC} MISMATCH2 | Mismatch between IDAC1 and IDAC2 in Medium mode | – | – | 6 | LSB | LSB = 300-nA typ. |
| SID322B | I _{DAC} MISMATCH3 | Mismatch between IDAC1 and IDAC2 in High mode | – | – | 5.8 | LSB | LSB = 2.4-µA typ. |
| SID323 | I _{DAC} SET8 | Settling time to 0.5 LSB for 8-bit IDAC | – | – | 10 | µs | Full-scale transition. No external load. |
| SID324 | I _{DAC} SET7 | Settling time to 0.5 LSB for 7-bit IDAC | – | – | 10 | µs | Full-scale transition. No external load. |
| SID325 | CMOD | External modulator capacitor. | – | 2.2 | – | nF | 5-V rating, X7R or NP0 cap. |

Table 22. CSD ADC Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|---------------------------------|----------------|------------------------------------|------------------|-----|------------------|------|---|
| CSDv2 ADC Specifications | | | | | | | |
| SIDA94 | A_RES | Resolution | – | – | 10 | bits | Auto-zeroing is required every milli-second |
| SID95 | A_CHNLS_S | Number of channels - single ended | – | – | – | 16 | – |
| SIDA97 | A-MONO | Monotonicity | – | – | Yes | – | V _{REF} mode |
| SIDA98 | A_GAINERR_VREF | Gain error | – | 0.6 | – | % | Reference Source: SRSS (V _{REF} = 1.20 V, V _{DDA} < 2.2 V), (V _{REF} = 1.6 V, 2.2 V < V _{DDA} < 2.7 V), (V _{REF} = 2.13 V, V _{DDA} > 2.7 V) |
| SIDA98A | A_GAINERR_VDDA | Gain error | – | 0.2 | – | % | Reference Source: SRSS (V _{REF} = 1.20 V, V _{DDA} < 2.2V), (V _{REF} = 1.6 V, 2.2 V < V _{DDA} < 2.7 V), (V _{REF} = 2.13 V, V _{DDA} > 2.7 V) |
| SIDA99 | A_OFFSET_VREF | Input offset voltage | – | 0.5 | – | LSb | After ADC calibration, Ref. Src = SRSS, (V _{REF} = 1.20 V, V _{DDA} < 2.2 V), (V _{REF} = 1.6 V, 2.2 V < V _{DDA} < 2.7 V), (V _{REF} = 2.13 V, V _{DDA} > 2.7 V) |
| SIDA99A | A_OFFSET_VDDA | Input offset voltage | – | 0.5 | – | LSb | After ADC calibration, Ref. Src = SRSS, (V _{REF} = 1.20 V, V _{DDA} < 2.2 V), (V _{REF} = 1.6 V, 2.2 V < V _{DDA} < 2.7 V), (V _{REF} = 2.13 V, V _{DDA} > 2.7 V) |
| SIDA100 | A_ISAR_VREF | Current consumption | – | 0.3 | – | mA | CSD ADC Block current |
| SIDA100A | A_ISAR_VDDA | Current consumption | – | 0.3 | – | mA | CSD ADC Block current |
| SIDA101 | A_VINS_VREF | Input voltage range - single ended | V _{SSA} | – | V _{REF} | V | (V _{REF} = 1.20 V, V _{DDA} < 2.2 V), (V _{REF} = 1.6 V, 2.2 V < V _{DDA} < 2.7 V), (V _{REF} = 2.13 V, V _{DDA} > 2.7 V) |

Table 22. CSD ADC Specifications (continued)

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|----------|-------------|---|-----------|-----|-----------|---------------|--|
| SIDA101A | A_VINS_VDDA | Input voltage range - single ended | V_{SSA} | – | V_{DDA} | V | ($V_{REF} = 1.20\text{ V}$, $V_{DDA} < 2.2\text{ V}$), ($V_{REF} = 1.6\text{ V}$, $2.2\text{ V} < V_{DDA} < 2.7\text{ V}$), ($V_{REF} = 2.13\text{ V}$, $V_{DDA} > 2.7\text{ V}$) |
| SIDA103 | A_INRES | Input charging resistance | – | 15 | – | k Ω | – |
| SIDA104 | A_INCAP | Input capacitance | – | 41 | – | pF | – |
| SIDA106 | A_PSRR | Power supply rejection ratio (DC) | – | 60 | – | dB | – |
| SIDA107 | A_TACQ | Sample acquisition time | – | 10 | – | μs | Measured with 50- Ω source impedance. 10 μs is default software driver acquisition time setting. Settling to within 0.05%. |
| SIDA108 | A_CONV8 | Conversion time for 8-bit resolution at conversion rate = $F_{clk}/(2^N(N+2))$. Clock frequency = 50 MHz. | – | 25 | – | μs | Does not include acquisition time. |
| SIDA108A | A_CONV10 | Conversion time for 10-bit resolution at conversion rate = $F_{clk}/(2^N(N+2))$. Clock frequency = 50 MHz. | – | 60 | – | μs | Does not include acquisition time. |
| SIDA109 | A_SND_VRE | Signal-to-noise and Distortion ratio (SINAD) | – | 57 | – | dB | Measured with 50- Ω source impedance |
| SIDA109A | A_SND_VDDA | Signal-to-noise and Distortion ratio (SINAD) | – | 52 | – | dB | Measured with 50- Ω source impedance |
| SIDA111 | A_INL_VREF | Integral Non Linearity. 11.6 ksp | – | – | 2 | LSB | Measured with 50- Ω source impedance |
| SIDA111A | A_INL_VDDA | Integral Non Linearity. 11.6 ksp | – | – | 2 | LSB | Measured with 50- Ω source impedance |
| SIDA112 | A_DNL_VREF | Differential Non Linearity. 11.6 ksp | – | – | 1 | LSB | Measured with 50- Ω source impedance |
| SIDA112A | A_DNL_VDDA | Differential Non Linearity. 11.6 ksp | – | – | 1 | LSB | Measured with 50- Ω source impedance |

Digital Peripherals

Table 23. Timer/Counter/PWM (TCPWM) Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|--------------|----------------|--|-------------|-----|-----|---------------|--|
| SID.TCPWM.1 | I_{TCPWM1} | Block current consumption at 8 MHz | – | – | 70 | μA | All modes (TCPWM) |
| SID.TCPWM.2 | I_{TCPWM2} | Block current consumption at 24 MHz | – | – | 180 | μA | All modes (TCPWM) |
| SID.TCPWM.2A | I_{TCPWM3} | Block current consumption at 50 MHz | – | – | 270 | μA | All modes (TCPWM) |
| SID.TCPWM.2B | I_{TCPWM4} | Block current consumption at 100 MHz | – | – | 540 | μA | All modes (TCPWM) |
| SID.TCPWM.3 | $TCPWM_{FREQ}$ | Operating frequency | – | – | 100 | MHz | $F_c \text{ max} = F_{cpu}$ Maximum = 100 MHz |
| SID.TCPWM.4 | $TPWM_{ENEXT}$ | Input Trigger Pulse Width for all Trigger Events | $2 / F_c$ | – | – | ns | Trigger Events can be Stop, Start, Reload, Count, Capture, or Kill depending on which mode of operation is selected. F_c is counter operating frequency. |
| SID.TCPWM.5 | $TPWM_{EXT}$ | Output Trigger Pulse widths | $1.5 / F_c$ | – | – | ns | Minimum possible width of Overflow, Underflow, and CC (Counter equals Compare value) trigger outputs |
| SID.TCPWM.5A | TC_{RES} | Resolution of Counter | $1 / F_c$ | – | – | ns | Minimum time between successive counts |
| SID.TCPWM.5B | PWM_{RES} | PWM Resolution | $1 / F_c$ | – | – | ns | Minimum pulse width of PWM Output |
| SID.TCPWM.5C | Q_{RES} | Quadrature inputs resolution | $2 / F_c$ | – | – | ns | Minimum pulse width between Quadrature phase inputs. Delays from pins should be similar. |

Table 24. Serial Communication Block (SCB) Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|---|-------------|--|-----|-----|-----|---------------|----------------------|
| Fixed I²C DC Specifications | | | | | | | |
| SID149 | I_{I2C1} | Block current consumption at 100 kHz | – | – | 30 | μA | – |
| SID150 | I_{I2C2} | Block current consumption at 400 kHz | – | – | 80 | μA | – |
| SID151 | I_{I2C3} | Block current consumption at 1 Mbps | – | – | 180 | μA | – |
| SID152 | I_{I2C4} | I2C enabled in Deep Sleep mode | – | – | 1.7 | μA | At 60 °C |
| Fixed I²C AC Specifications | | | | | | | |
| SID153 | F_{I2C1} | Bit Rate | – | – | 1 | Mbps | – |
| Fixed UART DC Specifications | | | | | | | |
| SID160 | I_{UART1} | Block current consumption at 100 kbps | – | – | 30 | μA | – |
| SID161 | I_{UART2} | Block current consumption at 1000 kbps | – | – | 180 | μA | – |
| Fixed UART AC Specifications | | | | | | | |
| SID162A | F_{UART1} | Bit Rate | – | – | 3 | Mbps | ULP Mode |
| SID162B | F_{UART2} | | – | – | 8 | | LP Mode |
| Fixed SPI DC Specifications | | | | | | | |
| SID163 | I_{SPI1} | Block current consumption at 1Mbps | – | – | 220 | μA | – |

Table 24. Serial Communication Block (SCB) Specifications (continued)

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|--|----------------------------------|--|-----|-----|--|------|--|
| SID164 | I _{SPI2} | Block current consumption at 4 Mbps | – | – | 340 | μA | – |
| SID165 | I _{SPI3} | Block current consumption at 8 Mbps | – | – | 360 | μA | – |
| SID165A | I _{SP14} | Block current consumption at 25 Mbps | – | – | 800 | μA | – |
| Fixed SPI AC Specifications for LP Mode (1.1 V) unless noted otherwise. | | | | | | | |
| SID166 | F _{SPI} | SPI Operating Frequency Master and Externally Clocked Slave | – | – | 25 | MHz | 14-MHz max for ULP (0.9 V) mode |
| SID166A | F _{SPI_IC} | SPI Slave Internally Clocked | – | – | 15 | MHz | 5-MHz max for ULP (0.9 V) mode |
| SID166B | F _{SPI_EXT} | SPI Operating Frequency Master (F _{SCB} is SPI Clock) | – | – | F _{SCB} /4 | MHz | F _{SCB} max is 100 MHz in LP mode, 25 MHz max in ULP mode |
| Fixed SPI Master mode AC Specifications for LP Mode (1.1 V) unless noted otherwise. | | | | | | | |
| SID167 | T _{DMO} | MOSI Valid after SClk driving edge | – | – | 12 | ns | 20-ns max for ULP (0.9 V) mode |
| SID168 | T _{DSI} | MISO Valid before SClk capturing edge | 5 | – | – | ns | Full clock, late MISO sampling |
| SID169 | T _{HMO} | MOSI data hold time | 0 | – | – | ns | Referred to Slave capturing edge |
| SID169A | T _{SSELMSC1} | SSEL Valid to first SCK Valid edge | 18 | – | – | ns | Referred to Master clock edge |
| SID169B | T _{SSELMSC2} | SSEL Hold after last SCK Valid edge | 18 | – | – | ns | Referred to Master clock edge |
| Fixed SPI Slave mode AC Specifications for LP Mode (1.1 V) unless noted otherwise. | | | | | | | |
| SID170 | T _{DMI} | MOSI Valid before SClk Capturing edge | 5 | – | – | ns | – |
| SID171A | T _{D_{SO}_EXT} | MISO Valid after SClk driving edge in Ext. Clk. mode | – | – | 20 | ns | 35-ns max. for ULP (0.9 V) mode |
| SID171 | T _{D_{SO}} | MISO Valid after SClk driving edge in Internally Clk. Mode | – | – | T _{D_{SO}_EXT} + 3 * T _{scb} | ns | T _{scb} is Serial Comm. Block clock period. |
| SID171B | T _{D_{SO}} | MISO Valid after SClk driving edge in Internally Clk. Mode with Median filter enabled. | – | – | T _{D_{SO}_EXT} + 4 * T _{scb} | ns | T _{scb} is Serial Comm. Block clock period. |
| SID172 | T _{H_{SO}} | Previous MISO data hold time | 5 | – | – | ns | – |
| SID172A | T _{SSEL_{SCK1}} | SSEL Valid to first SCK Valid edge | 65 | – | – | ns | – |
| SID172B | T _{SSEL_{SCK2}} | SSEL Hold after Last SCK Valid edge | 65 | – | – | ns | – |

LCD Specifications
Table 25. LCD Direct Drive DC Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|----------|-----------------------|--|-----|-----|------|------|---------------------------------------|
| SID154 | I _{LCDLOW} | Operating current in low-power mode | – | 5 | – | μA | 16 × 4 small segment display at 50 Hz |
| SID155 | C _{LDCAP} | LCD capacitance per segment/common driver | – | 500 | 5000 | pF | – |
| SID156 | LCD _{OFFSET} | Long-term segment offset | – | 20 | – | mV | – |
| SID157 | I _{LCDOP1} | PWM Mode current. 3.3-V bias. 8-MHz IMO. 25 °C. | – | 0.6 | – | mA | 32 × 4 segments 50 Hz |
| SID158 | I _{LCDOP2} | PWM Mode current. 3.3-V bias. 8-MHz IMO. 25 °C. | – | 0.5 | – | mA | 32 × 4 segments 50 Hz |

Table 26. LCD Direct Drive AC Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|----------|------------------|----------------|-----|-----|-----|------|----------------------|
| SID159 | F _{LCD} | LCD frame rate | 10 | 50 | 150 | Hz | – |

Memory
Table 27. Flash Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|--------------------------------|--------------------------|---|-------|-----|-----|---------|-------------------------|
| Flash DC Specifications | | | | | | | |
| SID173 | VPE | Erase and program voltage | 1.71 | – | 3.6 | V | – |
| Flash AC Specifications | | | | | | | |
| SID174 | T _{ROWWRITE} | Row (Block) write time (erase & program) | – | – | 16 | ms | Row (Block) = 512 bytes |
| SID175 | T _{ROWERASE} | Row erase time | – | – | 11 | ms | – |
| SID176 | T _{ROWPROGRAM} | Row program time after erase | – | – | 5 | ms | – |
| SID178 | T _{BULKERASE} | Bulk erase time (1024 KB) | – | – | 11 | ms | – |
| SID179 | T _{SECTORERASE} | Sector erase time (256 KB) | – | – | 11 | ms | 512 rows per sector |
| SID178S | T _{SSERIAE} | Sub-sector erase time | – | – | 11 | ms | 8 rows per sub-sector |
| SID179S | T _{SSWRITE} | Sub-sector write time; 1 erase plus 8 program times | – | – | 51 | ms | – |
| SID180S | T _{SWRITE} | Sector write time; 1 erase plus 512 program times | – | – | 2.6 | seconds | – |
| SID180 | T _{DEVPROG} | Total device program time | – | – | 15 | seconds | – |
| SID181 | F _{END} | Flash Endurance | 100 k | – | – | cycles | – |
| SID182 | F _{RET1} | Flash Retention. Ta ≤ 25 °C, 100 k P/E cycles | 10 | – | – | years | – |
| SID182A | F _{RET2} | Flash Retention. Ta ≤ 85 °C, 10 k P/E cycles | 10 | – | – | years | – |
| SID182B | F _{RET3} | Flash Retention. Ta ≤ 55 °C, 20 k P/E cycles | 20 | – | – | years | – |

Note

6. It can take as much as 16 milliseconds to write to flash. During this time, the device should not be reset, or flash operations will be interrupted and cannot be relied on to have completed. Reset sources include the XRES pin, software resets, CPU lockup states and privilege violations, improper power supply levels, and watchdogs. Make certain that these are not inadvertently activated.

Table 27. Flash Specifications (continued)

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|----------|--------------------|----------------------------------|-----|-----|-----|------|----------------------|
| SID256 | T _{WS100} | Number of Wait states at 100 MHz | 3 | – | – | | – |
| SID257 | T _{WS50} | Number of Wait states at 50 MHz | 2 | – | – | | – |

System Resources
Table 28. PSoC 6 System Resources

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|--|------------------------|--|------|------|------|-------|--|
| Power-On-Reset with Brown-out DC Specifications | | | | | | | |
| Precise POR(PPOR) | | | | | | | |
| SID190 | V _{FALLPPOR} | BOD trip voltage in Active and Sleep modes. V _{DDD} . | 1.54 | – | – | V | BOD Reset guaranteed for levels below 1.54 V |
| SID192 | V _{FALLDPSLP} | BOD trip voltage in Deep Sleep. V _{DDD} | 1.54 | – | – | V | – |
| SID192A | V _{DDRAMP} | Maximum power supply ramp rate (any supply) | – | – | 100 | mV/μs | Active mode |
| POR with Brown-out AC Specification | | | | | | | |
| SID194A | V _{DDRAMP_DS} | Maximum power supply ramp rate (any supply) in Deep Sleep | – | – | 10 | mV/μs | BOD operation guaranteed |
| Voltage Monitors DC Specifications | | | | | | | |
| SID195R | V _{HVD0} | | 1.18 | 1.23 | 1.27 | V | – |
| SID195 | V _{HVD1} | | 1.38 | 1.43 | 1.47 | V | – |
| SID196 | V _{HVDI2} | | 1.57 | 1.63 | 1.68 | V | – |
| SID197 | V _{HVDI3} | | 1.76 | 1.83 | 1.89 | V | – |
| SID198 | V _{HVDI4} | | 1.95 | 2.03 | 2.1 | V | – |
| SID199 | V _{HVDI5} | | 2.05 | 2.13 | 2.2 | V | – |
| SID200 | V _{HVDI6} | | 2.15 | 2.23 | 2.3 | V | – |
| SID201 | V _{HVDI7} | | 2.24 | 2.33 | 2.41 | V | – |
| SID202 | V _{HVDI8} | | 2.34 | 2.43 | 2.51 | V | – |
| SID203 | V _{HVDI9} | | 2.44 | 2.53 | 2.61 | V | – |
| SID204 | V _{HVDI10} | | 2.53 | 2.63 | 2.72 | V | – |
| SID205 | V _{HVDI11} | | 2.63 | 2.73 | 2.82 | V | – |
| SID206 | V _{HVDI12} | | 2.73 | 2.83 | 2.92 | V | – |
| SID207 | V _{HVDI13} | | 2.82 | 2.93 | 3.03 | V | – |
| SID208 | V _{HVDI14} | | 2.92 | 3.03 | 3.13 | V | – |
| SID209 | V _{HVDI15} | | 3.02 | 3.13 | 3.23 | V | – |
| SID211 | LVI_IDD | Block current | – | 5 | 15 | μA | – |
| Voltage Monitors AC Specification | | | | | | | |
| SID212 | T _{MONTRIP} | Voltage monitor trip time | – | – | 170 | ns | – |

SWD Interface
Table 29. SWD and Trace Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|--------------------------------|--------------|---|------------|-----|-----------|------|---|
| SWD and Trace Interface | | | | | | | |
| SID214 | F_SWDCCLK2 | $1.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ | – | – | 25 | MHz | LP mode. $V_{CCD} = 1.1\text{ V}$ |
| SID214L | F_SWDCCLK2L | $1.7\text{ V} \leq V_{DD} \leq 3.6\text{ V}$ | – | – | 12 | MHz | ULP mode. $V_{CCD} = 0.9\text{ V}$. |
| SID215 | T_SWDI_SETUP | $T = 1/f\text{ SWDCCLK}$ | $0.25 * T$ | – | – | ns | – |
| SID216 | T_SWDI_HOLD | $T = 1/f\text{ SWDCCLK}$ | $0.25 * T$ | – | – | ns | – |
| SID217 | T_SWDO_VALID | $T = 1/f\text{ SWDCCLK}$ | – | – | $0.5 * T$ | ns | – |
| SID217A | T_SWDO_HOLD | $T = 1/f\text{ SWDCCLK}$ | 1 | – | – | ns | – |
| SID214T | F_TRCLK_LP1 | With Trace Data setup/hold times of 2/1 ns respectively | – | – | 75 | MHz | LP Mode. $V_{DD} = 1.1\text{ V}$ |
| SID215T | F_TRCLK_LP2 | With Trace Data setup/hold times of 3/2 ns respectively | – | – | 70 | MHz | LP Mode. $V_{DD} = 1.1\text{ V}$ |
| SID216T | F_TRCLK_ULP | With Trace Data setup/hold times of 3/2 ns respectively | – | – | 25 | MHz | ULP Mode. $V_{DD} = 0.9\text{ V}$ |

Internal Main Oscillator
Table 30. IMO DC Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|----------|-------------------|--------------------------------|-----|-----|-----|------|----------------------|
| SID218 | I _{IMO1} | IMO operating current at 8 MHz | – | 9 | 15 | μA | – |

Table 31. IMO AC Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|----------|----------------------|---------------------------------------|-----|------|-----|------|----------------------|
| SID223 | F _{IMOTOL1} | Frequency variation centered on 8 MHz | – | – | ±2 | % | – |
| SID227 | T _{JITR} | Cycle-to-Cycle and Period jitter | – | ±250 | – | ps | – |

Internal Low-Speed Oscillator
Table 32. ILO DC Specification

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|----------|-------------------|---------------------------------|-----|-----|-----|------|----------------------|
| SID231 | I _{ILO2} | ILO operating current at 32 kHz | – | 0.3 | 0.7 | μA | – |

Table 33. ILO AC Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|----------|------------------------|--------------------------|------|-----|------|------|--|
| SID234 | T _{STARTILO1} | ILO startup time | – | – | 7 | μs | Startup time to 95% of final frequency |
| SID236 | T _{LIODUTY} | ILO Duty cycle | 45 | 50 | 55 | % | – |
| SID237 | F _{ILOTRIM1} | 32-kHz trimmed frequency | 28.8 | 32 | 36.1 | kHz | – |

Crystal Oscillator Specifications
Table 34. ECO Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|----------------------------------|---------------------|--|-----|--------|------|------|--------------------------------|
| MHz ECO DC Specifications | | | | | | | |
| SID316 | I _{DD_MHz} | Block operating current with Cload up to 18 pF | – | 800 | 1600 | μA | Max = 33 MHz, Type = 16 MHz |
| MHz ECO AC Specifications | | | | | | | |
| SID317 | F_MHz | Crystal frequency range | 4 | – | 35 | MHz | – |
| kHz ECO DC Specification | | | | | | | |
| SID318 | I _{DD_kHz} | Block operating current with 32-kHz crystal | – | 0.38 | 1 | μA | – |
| SID321E | ESR32K | Equivalent Series Resistance | – | 80 | – | kΩ | – |
| SID322E | PD32K | Drive level | – | – | 1 | μW | – |
| kHz ECO AC Specification | | | | | | | |
| SID319 | F_kHz | 32-kHz trimmed frequency | – | 32.768 | – | kHz | – |
| SID320 | Ton_kHz | Startup time | – | – | 500 | ms | – |
| SID320E | F _{TOL32K} | Frequency tolerance | – | 50 | 250 | ppm | – |

External Clock Specifications
Table 35. External Clock Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|----------|------------------------|---|-----|-----|-----|------|----------------------|
| SID305 | EXTCLK _{FREQ} | External Clock input Frequency | 0 | – | 100 | MHz | – |
| SID306 | EXTCLK _{DUTY} | Duty cycle; Measured at V _{DD/2} | 45 | – | 55 | % | – |

Table 36. PLL Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|----------|-----------|---------------------------------|-----|------|-----|------|--------------------------|
| SID305P | PLL_LOCK | Time to achieve PLL Lock | – | 16 | 35 | μs | – |
| SID306P | PLL_OUT | Output frequency from PLL Block | – | – | 150 | MHz | – |
| SID307P | PLL_IDD | PLL Current | – | 0.55 | 1.1 | mA | Typ at 100 MHz out. |
| SID308P | PLL_JTR | Period Jitter | – | – | 150 | ps | 100-MHz output frequency |

Table 37. Clock Source Switching Time

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|----------|------------------------|--|-----|-----|-----------------|---------|----------------------|
| SID262 | TCLK _{SWITCH} | Clock switching from clk1 to clk2 in clock periods | – | – | 4 clk1 + 3 clk2 | periods | – |

Table 38. Frequency Locked Loop (FLL) Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|---|---------------|--|-------|-----|--------|--------------------------|--|
| Frequency Locked Loop (FLL) Specifications | | | | | | | |
| SID450 | FLL_RANGE | Input frequency range. | 0.001 | – | 100 | MHz | Lower limit allows lock to USB SOF signal (1 kHz). Upper limit is for External input. |
| SID451 | FLL_OUT_DIV2 | Output frequency range. $V_{CCD} = 1.1\text{ V}$ | 24.00 | – | 100.00 | MHz | Output range of FLL divided-by-2 output |
| SID451A | FLL_OUT_DIV2 | Output frequency range. $V_{CCD} = 0.9\text{ V}$ | 24.00 | – | 50.00 | MHz | Output range of FLL divided-by-2 output |
| SID452 | FLL_DUTY_DIV2 | Divided-by-2 output; High or Low | 47.00 | – | 53.00 | % | – |
| SID454 | FLL_WAKEUP | Time from stable input clock to 1% of final value on deep sleep wakeup | – | – | 7.50 | μs | With IMO input, less than 10 °C change in temperature while in Deep Sleep, and Fout \geq 50 MHz. |
| SID455 | FLL_JITTER | Period jitter (1 sigma at 100 MHz) | – | – | 35.00 | ps | 50 ps at 48 MHz, 35 ps at 100 MHz |
| SID456 | FLL_CURRENT | CCO + Logic current | – | – | 5.50 | $\mu\text{A}/\text{MHz}$ | – |

Table 39. UDB AC Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|---|---------------------------|--|-----|-----|-----|------|----------------------|
| Data Path Performance | | | | | | | |
| SID249 | F _{MAX-TIMER} | Max frequency of 16-bit timer in a UDB pair | – | – | 100 | MHz | – |
| SID250 | F _{MAX-ADDER} | Max frequency of 16-bit adder in a UDB pair | – | – | 100 | MHz | – |
| SID251 | F _{MAX-CRC} | Max frequency of 16-bit CRC/PRS in a UDB pair | – | – | 100 | MHz | – |
| PLD Performance in UDB | | | | | | | |
| SID252 | F _{MAX-PLD} | Max frequency of 2-pass PLD function in a UDB pair | – | – | 100 | MHz | – |
| Clock to Output Performance | | | | | | | |
| SID253 | T _{CLK_OUT_UBD1} | Prop. delay for clock in to data out | – | 5 | – | ns | – |
| UDB Port Adaptor Specifications | | | | | | | |
| <i>Conditions: 10-pF load, 3-V V_{DDIO} and V_{DDD}</i> | | | | | | | |
| SID263 | T _{LCLKDO} | LCLK to Output delay | – | – | 11 | ns | – |
| SID264 | T _{DINLCLK} | Input setup time to LCLK rising edge | – | – | 7 | ns | – |
| SID265 | T _{DINLCLKHLD} | Input hold time from LCLK rising edge | 5 | – | – | ns | – |
| SID266 | T _{LCLKHIZ} | LCLK to Output tristated | – | – | 28 | ns | – |

Note

7. The undivided output of the FLL must be a minimum of 2.5X the input frequency.

Table 39. UDB AC Specifications (continued)

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|----------|-----------------------|-----------------------------------|-----|-----|-----|------|----------------------|
| SID267 | T _{FLCLK} | LCLK frequency | – | – | 33 | MHz | – |
| SID268 | T _{LCLKDUTY} | LCLK duty cycle (percentage high) | 40% | – | 60% | % | – |

Table 40. USB Specifications (USB requires LP Mode 1.1-V Internal Supply)

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|---------------------------------|-----------------|---|-------|-----|------|------|---|
| USB Block Specifications | | | | | | | |
| SID322U | Vusb_3.3 | Device supply for USB operation | 3.15 | – | 3.6 | V | USB Configured |
| SID323U | Vusb_3 | Device supply for USB operation (functional operation only) | 2.85 | – | 3.6 | V | USB Configured |
| SID325U | Iusb_config | Device supply current in Active mode | – | 8 | – | mA | V _{DDD} = 3.3 V |
| SID328 | Isub_suspend | Device supply current in Sleep mode | – | 0.5 | – | mA | V _{DDD} = 3.3 V, Device connected |
| SID329 | Isub_suspend | Device supply current in Sleep mode | – | 0.3 | – | mA | V _{DDD} = 3.3 V, Device disconnected |
| SID330U | USB_Drive_Res | USB driver impedance | 28 | – | 44 | Ω | Series resistors are on chip |
| SID331U | USB_Pulldown | USB pull-down resistors in Host mode | 14.25 | – | 24.8 | kΩ | – |
| SID332U | USB_Pullup_Idle | Idle mode range | 900 | – | 1575 | Ω | Bus idle |
| SID333U | USB_Pullup | Active mode | 1425 | – | 3090 | Ω | Upstream device transmitting |

Table 41. QSPI Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|---|---------------|---|-----------------------|-----|------|------|---|
| SMIF QSPI Specifications. All specs with 15-pF load. | | | | | | | |
| SID390Q | Fsmifclock | SMIF QSPI output clock frequency | – | – | 80 | MHz | LP mode (1.1 V) |
| SID390QU | Fsmifclocku | SMIF QSPI output clock frequency | – | – | 50 | MHz | ULP mode (0.9 V). Guaranteed by Char. |
| SID397Q | Idd_qspi | Block current in LP mode (1.1 V) | – | – | 1900 | μA | LP mode (1.1 V) |
| SID398Q | Idd_qspi_u | Block current in ULP mode (0.9 V) | – | – | 590 | μA | ULP mode (0.9 V) |
| SID391Q | Tsetup | Input data set-up time with respect to clock capturing edge | 4.5 | – | – | ns | – |
| SID392Q | Tdatahold | Input data hold time with respect to clock capturing edge | 0 | – | – | ns | – |
| SID393Q | Tdataoutvalid | Output data valid time with respect to clock falling edge | – | – | 3.7 | ns | 7.5-ns max for ULP mode (0.9 V) |
| SID394Q | Tholdtime | Output data hold time with respect to clock rising edge | 3 | – | – | ns | – |
| SID395Q | Tseloutvalid | Output Select valid time with respect to clock rising edge | – | – | 7.5 | ns | 15-ns max for ULP mode (0.9 V) |
| SID396Q | Tselouthold | Output Select hold time with respect to clock rising edge | 0.5*Ts _{clk} | – | – | ns | T _{sclk} = Fsmifclk cycle time |

Table 42. Audio Subsystem Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|---|--------------|--|-------|-----------|--------|------|---------------------------------------|
| Audio Subsystem specifications | | | | | | | |
| PDM Specifications | | | | | | | |
| SID400P | PDM_IDD1 | PDM Active current, Stereo operation, 1-MHz clock | – | 175 | – | µA | 16-bit audio at 16 ksps |
| SID401 | PDM_IDD2 | PDM Active current, Stereo operation, 3-MHz clock | – | 600 | – | µA | 24-bit audio at 48 ksps |
| SID402 | PDM_JITTER | RMS Jitter in PDM clock | –200 | – | 200 | ps | – |
| SID403 | PDM_CLK | PDM Clock speed | 0.384 | – | 3.072 | MHz | – |
| SID403A | PDM_BLK_CLK | PDM Block input clock | 1.024 | – | 49.152 | MHz | – |
| SID403B | PDM_SETUP | Data input set-up time to PDM_CLK edge | 10 | – | – | ns | – |
| SID403C | PDM_HOLD | Data input hold time to PDM_CLK edge | 10 | – | – | ns | – |
| SID404 | PDM_OUT | Audio sample rate | 8 | – | 48 | ksps | – |
| SID405 | PDM_WL | Word Length | 16 | – | 24 | bits | – |
| SID406 | PDM_SNR | Signal-to-Noise Ratio (A-weighted) | – | 100 | – | dB | PDM input, 20 Hz to 20 kHz BW |
| SID407 | PDM_DR | Dynamic Range (A-weighted) | – | 100 | – | dB | 20 Hz to 20 kHz BW, –60 dB FS |
| SID408 | PDM_FR | Frequency Response | –0.2 | – | 0.2 | dB | DC to 0.45. DC Blocking filter off. |
| SID409 | PDM_SB | Stop Band | – | 0.56 6 | – | f | – |
| SID410 | PDM_SBA | Stop Band Attenuation | – | 60 | – | dB | – |
| SID411 | PDM_GAIN | Adjustable Gain | –12 | – | 10.5 | dB | PDM to PCM, 1.5 dB/step |
| SID412 | PDM_ST | Startup time | – | 48 | – | | WS (Word Select) cycles |
| I2S Specifications. The same for LP and ULP modes unless stated otherwise. | | | | | | | |
| SID413 | I2S_WORD | Length of I2S Word | 8 | – | 32 | bits | – |
| SID414 | I2S_WS | Word Clock frequency in LP mode | – | – | 192 | kHz | 12.288-MHz bit clock with 32-bit word |
| SID414M | I2S_WS_U | Word Clock frequency in ULP mode | – | – | 48 | kHz | 3.072-MHz bit clock with 32-bit word |
| SID414A | I2S_WS_TDM | Word Clock frequency in TDM mode for LP | – | – | 48 | kHz | Eight 32-bit channels |
| SID414X | I2S_WS_TDM_U | Word Clock frequency in TDM mode for ULP | – | – | 12 | kHz | Eight 32-bit channels |
| I2S Slave Mode | | | | | | | |
| SID430 | TS_WS | WS Setup Time to the Following Rising Edge of SCK for LP Mode | 5 | – | – | ns | – |
| SID430U | TS_WS | WS Setup Time to the Following Rising Edge of SCK for ULP Mode | 11 | – | – | ns | – |

Table 42. Audio Subsystem Specifications (continued)

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|------------------------|-------------|--|-----------------------|-----|----------------|------|--|
| SID430A | TH_WS | WS Hold Time to the Following Edge of SCK | TMCLK_SOC + 5 | – | – | ns | – |
| SID432 | TD_SDO | Delay Time of TX_SDO Transition from Edge of TX_SCK for LP mode | – (TMCLK_SOC + 25) | – | TMCLK_SOC + 25 | ns | Associated clock edge depends on selected polarity |
| SID432U | TD_SDO | Delay Time of TX_SDO Transition from Edge of TX_SCK for ULP mode | – (TMCLK_SOC + 70) | – | TMCLK_SOC + 70 | ns | Associated clock edge depends on selected polarity |
| SID433 | TS_SDI | RX_SDI Setup Time to the Following Edge of RX_SCK in Lp Mode | 5 | – | – | ns | – |
| SID433U | TS_SDI | RX_SDI Setup Time to the Following Edge of RX_SCK in ULP mode | 11 | – | – | ns | – |
| SID434 | TH_SDI | RX_SDI Hold Time to the Rising Edge of RX_SCK | TMCLK_SOC + 5 | – | – | ns | – |
| SID435 | TSCKCY | TX/RX_SCK Bit Clock Duty Cycle | 45 | – | 55 | % | – |
| I2S Master Mode | | | | | | | |
| SID437 | TD_WS | WS Transition Delay from Falling Edge of SCK in LP mode | –10 | – | 20 | ns | – |
| SID437U | TD_WS_U | WS Transition Delay from Falling Edge of SCK in ULP mode | –10 | – | 40 | ns | – |
| SID438 | TD_SDO | SDO Transition Delay from Falling Edge of SCK in LP mode | –10 | – | 20 | ns | – |
| SID438U | TD_SDO | SDO Transition Delay from Falling Edge of SCK in ULP mode | –10 | – | 40 | ns | – |
| SID439 | TS_SDI | SDI Setup Time to the Associated Edge of SCK | 5 | – | – | ns | Associated clock edge depends on selected polarity |
| SID440 | TH_SDI | SDI Hold Time to the Associated Edge of SCK | TMCLK_SOC + 5 | – | – | ns | T is TX/RX_SCK Bit Clock period. Associated clock edge depends on selected polarity. |
| SID443 | TSCKCY | SCK Bit Clock Duty Cycle | 45 | – | 55 | % | – |
| SID445 | FMCLK_SOC | MCLK_SOC Frequency in LP mode | 1.024 | – | 98.304 | MHz | FMCLK_SOC = 8 * Bit-clock |
| SID445U | FMCLK_SOC_U | MCLK_SOC Frequency in ULP mode | 1.024 | – | 24.576 | MHz | FMCLK_SOC_U = 8 * Bit-clock |
| SID446 | TMCLKCY | MCLK_SOC Duty Cycle | 45 | – | 55 | % | – |
| SID447 | TJITTER | MCLK_SOC Input Jitter | –100 | – | 100 | ps | – |

Table 43. Smart I/O Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|----------|-----------|--------------------------|-----|-----|-----|------|----------------------|
| SID420 | SMIO_BYP | Smart I/O Bypass delay | – | – | 2 | ns | – |
| SID421 | SMIO_LUT | Smart I/O LUT prop delay | – | TBD | – | ns | – |

Table 44. BLE Subsystem Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|--|-----------|---|-----|-----|-----|------|--|
| BLE Subsystem Specifications | | | | | | | |
| RF Receiver Specifications (1 Mbps) | | | | | | | |
| SID317R | RXS,IDLE | RX Sensitivity with Ideal Transmitter | – | –95 | – | dBm | Across RF Operating Frequency Range |
| SID317RR | RXS,IDLE | RX Sensitivity with Ideal Transmitter | – | –93 | – | dBm | 255-byte packet length, across Frequency Range |
| SID318R | RXS,DIRTY | RX Sensitivity with Dirty Transmitter | – | –92 | – | dBm | RF-PHY Specification (RCV-LE/CA/01/C) |
| SID319R | PRXMAX | Maximum received signal strength at < 0.1% PER | – | 0 | – | dBm | RF-PHY Specification (RCV-LE/CA/06/C) |
| SID320R | C11 | Co-channel interference, Wanted Signal at –67 dBm and Interferer at FRX | – | 9 | 21 | dB | RF-PHY Specification (RCV-LE/CA/03/C) |
| SID321R | C12 | Adjacent channel interference Wanted Signal at –67 dBm and Interferer at FRX ± 1 MHz | – | 3 | 15 | dB | RF-PHY Specification (RCV-LE/CA/03/C) |
| SID322R | C13 | Adjacent channel interference Wanted Signal at –67 dBm and Interferer at FRX ± 2 MHz | – | –26 | –17 | dB | RF-PHY Specification (RCV-LE/CA/03/C) |
| SID323R | C14 | Adjacent channel interference Wanted Signal at –67 dBm and Interferer at ≥ FRX ± 3 MHz | – | –33 | –27 | dB | RF-PHY Specification (RCV-LE/CA/03/C) |
| SID324R | C15 | Adjacent channel interference Wanted Signal at –67 dBm and Interferer at Image frequency (FIMAGE) | – | –20 | –9 | dB | RF-PHY Specification (RCV-LE/CA/03/C) |
| SID325R | C16 | Adjacent channel interference Wanted Signal at –67 dBm and Interferer at Image frequency (FIMAGE ± 1 MHz) | – | –28 | –15 | dB | RF-PHY Specification (RCV-LE/CA/03/C) |
| RF Receiver Specifications (2 Mbps) | | | | | | | |
| SID326 | RXS,IDLE | RX Sensitivity with Ideal Transmitter | – | –92 | – | dBm | Across RF Operating Frequency Range |
| SID326R | RXS,IDLE | RX Sensitivity with Ideal Transmitter | – | –90 | – | dBm | 255-byte packet length, across Frequency Range |
| SID327 | RXS,DIRTY | RX Sensitivity with Dirty Transmitter | – | –89 | – | dBm | RF-PHY Specification (RCV-LE/CA/01/C) |
| SID328R | PRXMAX | Maximum received signal strength at < 0.1% PER | – | 0 | – | dBm | RF-PHY Specification (RCV-LE/CA/06/C) |

Table 44. BLE Subsystem Specifications (continued)

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|---|-----------|--|-----|-----|-----|------|--|
| SID329R | CI1 | Co-channel interference, Wanted Signal at -67 dBm and Interferer at FRX | - | 9 | 21 | dB | RF-PHY Specification (RCV-LE/CA/03/C) |
| SID330 | CI2 | Adjacent channel interference Wanted Signal at -67 dBm and Interferer at FRX ± 2 MHz | - | 3 | 15 | dB | RF-PHY Specification (RCV-LE/CA/03/C) |
| SID331 | CI3 | Adjacent channel interference Wanted Signal at -67 dBm and Interferer at FRX ± 4 MHz | - | -26 | -17 | dB | RF-PHY Specification (RCV-LE/CA/03/C) |
| SID332 | CI4 | Adjacent channel interference Wanted Signal at -67 dBm and Interferer at ≥ FRX ± 6 MHz | - | -33 | -27 | dB | RF-PHY Specification (RCV-LE/CA/03/C) |
| SID333 | CI5 | Adjacent channel interference Wanted Signal at -67 dBm and Interferer at Image frequency (FIMAGE) | - | -20 | -9 | dB | RF-PHY Specification (RCV-LE/CA/03/C) |
| SID334 | CI6 | Adjacent channel interference Wanted Signal at -67 dBm and Interferer at Image frequency (FIMAGE ± 2MHz) | - | -28 | -15 | dB | RF-PHY Specification (RCV-LE/CA/03/C) |
| RF Receiver Specification (1 & 2 Mbps) | | | | | | | |
| SID338 | OBB1 | Out of Band Blocking Wanted Signal at -67 dBm and Interferer at F = 30-2000 MHz | -30 | -27 | - | dBm | RF-PHY Specification (RCV-LE/CA/04/C) |
| SID339 | OBB2 | Out of Band Blocking Wanted Signal at -67 dBm and Interferer at F = 2003-2399 MHz | -35 | -27 | - | dBm | RF-PHY Specification (RCV-LE/CA/04/C) |
| SID340 | OBB3 | Out of Band Blocking, Wanted Signal at -67 dBm and Interferer at F= 2484-2997MHz | -35 | -27 | - | dBm | RF-PHY Specification (RCV-LE/CA/04/C) |
| SID341 | OBB4 | Out of Band Blocking Wanted Signal at -67 dBm and Interferer at F= 3000-12750 MHz | -30 | -27 | - | dBm | RF-PHY Specification (RCV-LE/CA/04/C) |
| SID342 | IMD | Intermodulation Performance Wanted Signal at -64 dBm and 1 Mbps BLE, 3rd, 4th and 5th offset channel | -50 | - | - | dBm | RF-PHY Specification (RCV-LE/CA/05/C) |
| SID343 | RXSE1 | Receiver Spurious emission 30 MHz to 1.0 GHz | - | - | -57 | dBm | 100-kHz measurement bandwidth ETSI EN300 328 V2.1.1 |
| SID344 | RXSE2 | Receiver Spurious emission 1.0 GHz to 12.75 GHz | - | - | -53 | dBm | 1-MHz measurement bandwidth ETSI EN300 328 V2.1.1 |
| RF Transmitter Specifications | | | - | - | - | - | |
| SID345 | TXP,ACC | RF Power Accuracy | -1 | - | 1 | dB | - |
| SID346 | TXP,RANGE | Frequency Accuracy | - | 24 | - | dB | -20 dBm to +4 dBm |
| SID347 | TXP,0dBm | Output Power, 0 dB Gain setting | - | 0 | - | dBm | - |
| SID348 | TXP,MAX | Output Power, Maximum Power Setting | - | 4 | - | dBm | - |

Table 44. BLE Subsystem Specifications (continued)

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|---------------------------------|---------------|--|------|-----|-------|--------------------|---|
| SID349 | TXP,MIN | Output Power, Minimum Power Setting | – | –20 | – | dBm | – |
| SID350 | F2AVG | Average Frequency deviation for 10101010 pattern | 185 | – | – | kHz | RF-PHY Specification (TRM-LE/CA/05/C) |
| SID350R | F2AVG_2M | Average Frequency deviation for 10101010 pattern for 2 Mbps | 370 | – | – | kHz | RF-PHY Specification (TRM-LE/CA/05/C) |
| SID351 | F1AVG | Average Frequency deviation for 11110000 pattern | 225 | 250 | 275 | kHz | RF-PHY Specification (TRM-LE/CA/05/C) |
| SID351R | F1AVG_2M | Average Frequency deviation for 11110000 pattern for 2 Mbps | 450 | 500 | 550 | kHz | RF-PHY Specification (TRM-LE/CA/05/C) |
| SID352 | EO | Eye opening = $\Delta F2AVG/\Delta F1AVG$ | 0.8 | – | – | – | RF-PHY Specification (TRM-LE/CA/05/C) |
| SID353 | FTX,ACC | Frequency Accuracy | –150 | – | 150 | kHz | RF-PHY Specification (TRM-LE/CA/06/C) |
| SID354 | FTX,MAXDR | Maximum Frequency Drift | –50 | – | 50 | kHz | RF-PHY Specification (TRM-LE/CA/06/C) |
| SID355 | FTX,INITDR | Initial Frequency drift | –20 | – | 20 | kHz | RF-PHY Specification (TRM-LE/CA/06/C) |
| SID356 | FTX,DR | Maximum Drift Rate | –20 | – | 20 | kHz/ 50 μ s | RF-PHY Specification (TRM-LE/CA/06/C) |
| SID357 | IBSE1 | In Band Spurious Emission at 2 MHz offset (1 Mbps) In Band Spurious Emission at 4 MHz offset (2 Mbps) | – | – | –20 | dBm | RF-PHY Specification (TRM-LE/CA/03/C) |
| SID358 | IBSE2 | In Band Spurious Emission at \geq 3 MHz offset (1 Mbps) In Band Spurious Emission at \geq 6 MHz offset (2 Mbps) | – | – | –30 | dBm | RF-PHY Specification (TRM-LE/CA/03/C) |
| SID359 | TXSE1 | Transmitter Spurious Emissions (Averaging), < 1.0 GHz | – | – | –55.5 | dBm | FCC-15.247 |
| SID360 | TXSE2 | Transmitter Spurious Emissions (Averaging), > 1.0 GHz | – | – | –41.5 | dBm | FCC-15.247 |
| RF Current Specification | | | | | | | |
| SID361 | IRX1_wb | Receive Current (1 Mbps) | – | 6.7 | – | mA | VDD_NS = V _{DDD} = 3.3 V current with buck |
| SID362 | ITX1_wb_0dBm | TX Current at 0 dBm setting (1 Mbps) | – | 5.7 | – | mA | VDD_NS = V _{DDD} = 3.3 V current with buck |
| SID363 | IRX1_nb | Receive Current (1 Mbps) | – | 11 | – | mA | V _{DDD} current without buck |
| SID364 | ITX1_nb_0dBm | TX Current at 0-dBm setting (1 Mbps) | – | 10 | – | mA | V _{DDD} current without buck |
| SID365 | ITX1_nb_4dBm | TX Current at 4-dBm setting (1 Mbps) | – | 13 | – | mA | V _{DDD} current without buck |
| SID365R | ITX1_wb_4dBm | TX Current at 4-dBm setting (1 Mbps) | – | 8.5 | – | mA | VDD_NS = V _{DDD} = 3.3 V current with buck |
| SID366 | ITX1_nb_20dBm | TX Current at –20-dBm setting (1 Mbps) | – | 7 | – | mA | V _{DDD} current without buck |
| SID367 | IRX2_wb | Receive Current (2 Mbps) | – | 7 | – | mA | VDD_NS = V _{DDD} = 3.3 V current with buck |

Table 44. BLE Subsystem Specifications (continued)

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|--|---------------|--|------|------|------|------|--|
| SID368 | ITX2_wb_0dBm | TX Current at 0-dBm setting (2 Mbps) | – | 5.7 | – | mA | VDD_NS = VDD = 3.3 V current with buck |
| SID369 | IRX2_nb | Receive Current (2 Mbps) | – | 11.3 | – | mA | VDD current without buck |
| SID370 | ITX2_nb_0dBm | TX Current at 0-dBm setting (2 Mbps) | – | 10 | – | mA | VDD current without buck |
| SID371 | ITX2_nb_4dBm | TX Current at 4-dBm setting (2 Mbps) | – | 13 | – | mA | VDD current without buck |
| SID371R | ITX2_wb_4dBm | TX Current at 4-dBm setting (2 Mbps) | – | 8.5 | – | mA | VDD_NS = VDD = 3.3 V current with buck |
| SID372 | ITX2_nb_20dBm | TX Current at –20-dBm setting (2 Mbps) | – | 7 | – | mA | VDD current without buck |
| General RF Specification | | | | | | | |
| SID373 | FREQ | RF operating frequency | 2400 | – | 2482 | MHz | – |
| SID374 | CHBW | Channel spacing | – | 2 | – | MHz | – |
| SID375 | DR1 | On-air Data Rate (1 Mbps) | – | 1000 | – | kbps | – |
| SID376 | DR2 | On-air Data Rate (2 Mbps) | – | 2000 | – | kbps | – |
| SID377 | TXSUP | Transmitter Startup time | – | 80 | 82 | μs | – |
| SID378 | RXSUP | Receiver Startup time | – | 80 | 82 | μs | – |
| RSSI Specification | | | | | | | |
| SID379 | RSSI,ACC | RSSI Accuracy | –4 | – | 4 | dB | –95 dBm to –20 dBm measurement range |
| SID380 | RSSI,RES | RSSI Resolution | – | 1 | – | dB | – |
| SID381 | RSSI,PER | RSSI Sample Period | – | 6 | – | μs | – |
| System-Level BLE Specifications | | | | | | | |
| SID433R | Adv_Pwr | 1.28s, 32 bytes, 0 dBm | – | 42 | – | μW | 3.3 V, Buck, w/o Deep Sleep current |
| SID434R | Conn_Pwr_300 | 300 ms, 0 byte, 0 dBm | – | 70 | – | μW | 3.3 V, Buck, w/o Deep Sleep current |
| SID435R | Conn_Pwr_1S | 1000 ms, 0 byte, 0 dBm | – | 30 | – | μW | 3.3 V, Buck, w/o Deep Sleep current |
| SID436R | Conn_Pwr_4S | 4000 ms, 0 byte, 0 dBm | – | 4 | – | μW | 3.3 V, Buck, w/o Deep Sleep current |

Table 45. ECO Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|----------------------------------|-----------|------------------------------|-----|-----|-----|------|--------------------------------------|
| 16-MHz Crystal Oscillator | | | | | | | |
| SID382 | FXO1 | Crystal frequency | – | 16 | – | MHz | – |
| SID383 | ESR1 | Equivalent series resistance | – | 100 | 250 | Ω | – |
| SID384 | Txostart1 | Startup time | – | 400 | – | μs | Frequency Stable (16 MHz ±50 ppm) |
| SID385 | IXO1 | Operating current | – | 300 | – | μA | Includes crystal current, LDO and BG |
| 32-MHz Crystal Oscillator | | | | | | | |

Table 45. ECO Specifications (continued)

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|---|-----------|------------------------------|-----|-----|-----|------|--|
| SID386 | FXO2 | Crystal frequency | – | 32 | – | MHz | – |
| SID387 | ESR2 | Equivalent series resistance | – | 50 | 100 | Ω | – |
| SID388 | Txostart2 | Startup time | – | 400 | – | μs | Frequency Stable (32 MHz ±50 ppm) |
| SID389 | IXO2 | Operating current | – | 350 | – | μA | Includes crystal current, LDO and BG |
| 16-MHz and 32-MHz Crystal Oscillator | | | | | | | |
| SID390 | FTOL | Frequency tolerance | –20 | – | 20 | ppm | After trimming, including aging and temp drift |
| SID391 | PD | Drive level | – | – | 100 | μW | – |

Table 46. Precision ILO (PILO) Specifications

| Spec ID# | Parameter | Description | Min | Typ | Max | Unit | Details / Conditions |
|----------|---------------------|---|------|-------|-----|------|-------------------------------|
| SID 430R | I _{PILO} | Operating current | – | 1.2 | 4 | μA | – |
| SID431 | F _{PILO} | PILO nominal frequency | – | 32768 | – | Hz | T = 25 °C with 20-ppm crystal |
| SID432R | ACC _{PILO} | PILO accuracy with periodic calibration | –500 | – | 500 | ppm | – |

Ordering Information

Table 47 lists the CY8C63x6 and CY8C63x7 part numbers and features. All devices include a BLE radio.

Table 47. BLE Series Part Numbers

| Family | MPN | CPU Speed (M4) | CPU Speed (M0+) | Single core/Dual core | ULP/LP | Flash | SRAM | No. of CTBMs | No. of UDBs | CapSense | CRYPTO | Secure Boot | USB | GPIOs | Package |
|--------|-------------------|----------------|-----------------|-----------------------|--------|-------|------|--------------|-------------|----------|--------|-------------|-----|-------|--------------|
| 63 | CY8C6336LQI-BLF02 | 150 | – | Single | LP | 512 | 128 | 0 | 0 | No | No | No | No | 41 | 68-QFN |
| | CY8C6336LQI-BLF42 | 150 | – | Single | LP | 512 | 128 | 0 | 0 | Yes | Yes | No | No | 41 | 68-QFN |
| | CY8C6347LQI-BLD52 | 150/50 | 100/25 | Double | FLEX | 1024 | 288 | 1 | 12 | Yes | Yes | Yes | No | 41 | 68-QFN |
| | CY8C6336BZI-BLF03 | 150 | – | Single | LP | 512 | 128 | 0 | 0 | No | No | No | No | 78 | 116-BGA |
| | CY8C6316BZI-BLF03 | 50 | – | Single | ULP | 512 | 128 | 0 | 0 | No | No | No | No | 78 | 116-BGA |
| | CY8C6316BZI-BLF53 | 50 | – | Single | ULP | 512 | 128 | 1 | 12 | Yes | Yes | No | No | 78 | 116-BGA |
| | CY8C6337BZI-BLF13 | 150 | – | Single | LP | 1024 | 288 | 0 | 0 | Yes | No | No | No | 78 | 116-BGA |
| | CY8C6336BZI-BLD13 | 150 | 100 | Double | LP | 512 | 128 | 0 | 0 | Yes | No | No | No | 78 | 116-BGA |
| | CY8C6347BZI-BLD43 | 150/50 | 100/25 | Double | FLEX | 1024 | 288 | 0 | 0 | Yes | Yes | Yes | No | 78 | 116-BGA |
| | CY8C6347BZI-BLD33 | 150/50 | 100/25 | Double | FLEX | 1024 | 288 | 1 | 12 | Yes | No | No | No | 78 | 116-BGA |
| | CY8C6347BZI-BLD53 | 150/50 | 100/25 | Double | FLEX | 1024 | 288 | 1 | 12 | Yes | Yes | Yes | No | 78 | 116-BGA |
| | CY8C6336BZI-BLF04 | 150 | – | Single | LP | 512 | 128 | 0 | 0 | No | No | No | Yes | 84 | 124-BGA-BLE |
| | CY8C6316BZI-BLF04 | 50 | – | Single | ULP | 512 | 128 | 0 | 0 | No | No | No | Yes | 84 | 124-BGA-BLE |
| | CY8C6316BZI-BLF54 | 50 | – | Single | ULP | 512 | 128 | 1 | 12 | Yes | Yes | No | Yes | 84 | 124-BGA-BLE |
| | CY8C6337BZI-BLF14 | 150 | – | Single | LP | 1024 | 288 | 0 | 0 | Yes | No | No | Yes | 84 | 124-BGA-BLE |
| | CY8C6336BZI-BLD14 | 150 | 100 | Double | LP | 512 | 128 | 0 | 0 | Yes | No | No | Yes | 84 | 124-BGA-BLE |
| | CY8C6347BZI-BLD44 | 150/50 | 100/25 | Double | FLEX | 1024 | 288 | 0 | 0 | Yes | Yes | Yes | Yes | 84 | 124-BGA-BLE |
| | CY8C6347BZI-BLD34 | 150/50 | 100/25 | Double | FLEX | 1024 | 288 | 1 | 12 | Yes | No | No | Yes | 84 | 124-BGA-BLE |
| | CY8C6347BZI-BLD54 | 150/50 | 100/25 | Double | FLEX | 1024 | 288 | 1 | 12 | Yes | Yes | Yes | Yes | 84 | 124-BGA-BLE |
| | CY8C6347FMI-BLD13 | 150/50 | 100/25 | Double | FLEX | 1024 | 288 | 0 | 0 | Yes | No | No | No | 70 | 104-MCSP |
| | CY8C6347FMI-BLD43 | 150/50 | 100/25 | Double | FLEX | 1024 | 288 | 0 | 0 | Yes | Yes | Yes | No | 70 | 104-MCSP |
| | CY8C6347FMI-BLD33 | 150/50 | 100/25 | Double | FLEX | 1024 | 288 | 1 | 12 | Yes | No | No | No | 70 | 104-MCSP |
| | CY8C6347FMI-BLD53 | 150/50 | 100/25 | Double | FLEX | 1024 | 288 | 1 | 12 | Yes | Yes | Yes | No | 70 | 104-MCSP |
| | CY8C6347FMI-BUD13 | 150/50 | 100/25 | Double | FLEX | 1024 | 288 | 0 | 0 | Yes | No | No | Yes | 69 | 104-MCSP-USB |
| | CY8C6347FMI-BUD43 | 150/50 | 100/25 | Double | FLEX | 1024 | 288 | 0 | 0 | Yes | Yes | Yes | Yes | 69 | 104-MCSP-USB |
| | CY8C6347FMI-BUD33 | 150/50 | 100/25 | Double | FLEX | 1024 | 288 | 1 | 12 | Yes | No | No | Yes | 69 | 104-MCSP-USB |
| | CY8C6347FMI-BUD53 | 150/50 | 100/25 | Double | FLEX | 1024 | 288 | 1 | 12 | Yes | Yes | Yes | Yes | 69 | 104-MCSP-USB |

Table 48. MPN Nomenclature

| Field | Description | Values | Meaning |
|-------|----------------|--------|---------|
| CY8C | Cypress Prefix | | |
| 6 | Architecture | 6 | PSoC 6 |

Table 48. MPN Nomenclature (continued)

| Field | Description | Values | Meaning |
|-------|-----------------------------|--------|------------------------------|
| A | Family | 0 | Value |
| | | 1 | Programmable |
| | | 2 | Performance |
| | | 3 | Connectivity |
| B | Speed | 2 | 100 MHz |
| | | 3 | 150 MHz |
| | | 4 | 150/50 MHz |
| C | Memory Size (Flash/SRAM) | 0-4 | RFU |
| | | 5 | 512K/256K |
| | | 6 | 512K/128K |
| | | 7 | 1024K/288K |
| | | 8 | 1024K/512K |
| | | 9 | RFU |
| | | A | 2048K/1024K |
| DD | Package Code | AX | TQFP I (0.8 mm pitch) |
| | | AZ | TQFP II (0.5 mm pitch) |
| | | LQ | QFN |
| | | BZ | BGA |
| | | FM | M-CSP |
| | | FN | WLCSP |
| E | Temperature Range | C | Consumer |
| | | I | Industrial |
| | | Q | Extended Industrial (105 °C) |
| FF | Silicon Code | | Standard MCU |
| | | S2-9 | |
| G | MCU Core | BL | Integrated BLE |
| | | F | Single Core |
| H | Attributes Code | D | Dual Core |
| | | 00–99 | Feature set |
| I | GPIO count | 1 | 31-50 |
| | | 2 | 51-70 |
| | | 3 | 71-90 |
| | | 4 | 91-110 |
| JJ | Die Revision (optional) | ES | Engineering sample |
| | | A0.9 | Base Rev (A0) |
| TK | Tape/Reel Shipment | T | Tape and Reel shipment |

Packaging

PSoC 63 with BLE will be offered in four packages: 68-QFN, 116-BGA, 124-BGA, 104-MCSP.

Table 49. Package Dimensions

| Spec ID# | Package | Description | Package Drawing Number |
|----------|----------|---|------------------------|
| PKG_1 | 124-BGA | 124-BGA, 9 × 9 × 1 mm height with 0.65-mm pitch | 001-97718 |
| PKG_2 | 104-MCSP | 104-MCSP, 3.8 × 5 × 0.65 mm height with 0.35-mm pitch | 002-16508 |
| PKG_4 | 116-BGA | 116-BGA, 5.2 × 6.4 × 0.70 mm height with 0.5-mm pitch | 002-16574 |
| PKG_5 | 68-QFN | 68-QFN, 8 × 8 × 1 mm height with 0.4-mm pitch | 001-96836 |

Table 50. Package Characteristics

| Parameter | Description | Conditions | Min | Typ | Max | Unit |
|-----------------|-----------------------------------|------------|-----|-------|-----|---------|
| T _A | Operating ambient temperature | – | –40 | 25.00 | 85 | °C |
| T _J | Operating junction temperature | – | –40 | – | 100 | °C |
| T _{JA} | Package θ _{JA} (116-BGA) | – | – | 36 | – | °C/watt |
| T _{JC} | Package θ _{JC} (116-BGA) | – | – | 12 | – | °C/watt |
| T _{JA} | Package θ _{JA} (124-BGA) | – | – | 36 | – | °C/watt |
| T _{JC} | Package θ _{JC} (124-BGA) | – | – | 15 | – | °C/watt |
| T _{JA} | Package θ _{JA} (104-CSP) | – | – | 34 | – | °C/watt |
| T _{JA} | Package θ _{JA} (68-QFN) | – | – | 26.2 | – | °C/watt |
| T _{JC} | Package θ _{JC} (68-QFN) | – | – | 7.2 | – | °C/watt |


Table 51. Solder Reflow Peak Temperature

| Package | Maximum Peak Temperature | Maximum Time at Peak Temperature |
|------------------------------|--------------------------|----------------------------------|
| 124-BGA, 116-BGA, and 68-QFN | 260 °C | 30 seconds |
| 104-MCSP | 260 °C | 30 seconds |

Table 52. Package Moisture Sensitivity Level (MSL), IPC/JEDEC J-STD-2

| Package | MSL |
|------------------------------|-------|
| 124-BGA, 116-BGA, and 68-QFN | MSL 3 |
| 104-MCSP | MSL 1 |

Figure 9. 104-WLCSP 3.8 × 5.0 × 0.65 mm




| SYMBOL | DIMENSIONS | | |
|--------|------------|-------|-------|
| | MIN. | NOM. | MAX. |
| A | - | - | 0.650 |
| A1 | 0.167 | 0.185 | 0.203 |
| D | 3.791 | 3.841 | 3.891 |
| E | 4.95 | 5.00 | 5.05 |
| D1 | 2.80 BSC | | |
| E1 | 4.55 BSC | | |
| MD | 9 | | |
| ME | 14 | | |
| N | 104 | | |
| ∅ b | 0.215 | 0.245 | 0.275 |
| eD | 0.335 | 0.350 | 0.365 |
| eE | 0.335 | 0.350 | 0.365 |
| SD | 0.35 BSC | | |
| SE | 0.175 BSC | | |

NOTES:

- ALL DIMENSIONS ARE IN MILLIMETERS.
 - SOLDER BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
 - "e" REPRESENTS THE SOLDER BALL GRID PITCH.
 - SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION.
SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION.
N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- △ DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- △ "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW. WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" OR "SE" = 0.
WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.
- △ A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.
8. "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED SOLDER BALLS.
9. JEDEC SPECIFICATION NO. REF. : N/A.

002-16508 *E


Figure 10. 116-BGA 5.2 × 6.4 × 0.70 mm


| SYMBOL | DIMENSIONS | | |
|--------|------------|------|------|
| | MIN. | NOM. | MAX. |
| A | - | - | 0.70 |
| A1 | 0.16 | 0.21 | 0.26 |
| D | 5.20 BSC | | |
| E | 6.40 BSC | | |
| D1 | 4.50 BSC | | |
| E1 | 5.50 BSC | | |
| MD | 10 | | |
| ME | 12 | | |
| N | 116 | | |
| Ø b | 0.25 | 0.30 | 0.35 |
| eD | 0.50 BSC | | |
| eE | 0.50 BSC | | |
| SD | 0.25 BSC | | |
| SE | 0.25 BSC | | |

NOTES:

- ALL DIMENSIONS ARE IN MILLIMETERS.
 - SOLDER BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
 - "e" REPRESENTS THE SOLDER BALL GRID PITCH.
 - SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION. N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- ⚠️ DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- ⚠️ "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW. WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW "SD" OR "SE" = 0. WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.
- ⚠️ A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.
- "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED SOLDER BALLS.
 - JEDEC SPECIFICATION NO. REF: N/A

002-16574 *B

Figure 11. 124-BGA 9.0 × 9.0 × 1.0 mm



| SYMBOL | DIMENSIONS | | |
|--------|------------|------|------|
| | MIN. | NOM. | MAX. |
| A | - | - | 1.00 |
| A1 | 0.16 | 0.21 | 0.26 |
| D | 8.90 | 9.00 | 9.10 |
| E | 8.90 | 9.00 | 9.10 |
| D1 | 7.80 BSC | | |
| E1 | 7.80 BSC | | |
| MD | 13 | | |
| ME | 13 | | |
| N | 124 | | |
| Ø b | 0.25 | 0.30 | 0.35 |
| eD | 0.65 BSC | | |
| eE | 0.65 BSC | | |
| SD | 0 | | |
| SE | 0 | | |

NOTES:

- ALL DIMENSIONS ARE IN MILLIMETERS.
 - SOLDER BALL POSITION DESIGNATION PER JEP95, SECTION 3, SPP-020.
 - "e" REPRESENTS THE SOLDER BALL GRID PITCH.
 - SYMBOL "MD" IS THE BALL MATRIX SIZE IN THE "D" DIRECTION. SYMBOL "ME" IS THE BALL MATRIX SIZE IN THE "E" DIRECTION. N IS THE NUMBER OF POPULATED SOLDER BALL POSITIONS FOR MATRIX SIZE MD X ME.
- $\triangle 5$ DIMENSION "b" IS MEASURED AT THE MAXIMUM BALL DIAMETER IN A PLANE PARALLEL TO DATUM C.
- $\triangle 6$ "SD" AND "SE" ARE MEASURED WITH RESPECT TO DATUMS A AND B AND DEFINE THE POSITION OF THE CENTER SOLDER BALL IN THE OUTER ROW. WHEN THERE IS AN ODD NUMBER OF SOLDER BALLS IN THE OUTER ROW "SD" OR "SE" = 0. WHEN THERE IS AN EVEN NUMBER OF SOLDER BALLS IN THE OUTER ROW, "SD" = eD/2 AND "SE" = eE/2.
- $\triangle 7$ A1 CORNER TO BE IDENTIFIED BY CHAMFER, LASER OR INK MARK METALIZED MARK, INDENTATION OR OTHER MEANS.
- "+" INDICATES THE THEORETICAL CENTER OF DEPOPULATED SOLDER BALLS.
 - JEDEC SPECIFICATION NO. REF. : MO-280.

001-97718 *B

Figure 12. 68 QFN 8 × 8 × 1 mm



NOTES:

1.  HATCH AREA IS SOLDERABLE EXPOSED METAL.
2. REFERENCE JEDEC#: MO-220
3. ALL DIMENSIONS ARE IN MILLIMETERS

001-96836 *A

Acronyms

| Acronym | Description |
|---------|---|
| 3DES | triple DES (data encryption standard) |
| ADC | analog-to-digital converter |
| AES | advanced encryption standard |
| AHB | AMBA (advanced microcontroller bus architecture) high-performance bus, an Arm data transfer bus |
| AMUX | analog multiplexer |
| AMUXBUS | analog multiplexer bus |
| API | application programming interface |
| Arm® | advanced RISC machine, a CPU architecture |
| BGA | ball grid array |
| BOD | brown-out detect |
| CAD | computer aided design |
| CCO | current controlled oscillator |
| CM0+ | Cortex-M0+, an Arm CPU |
| CM4 | Cortex-M4, an Arm CPU |
| CMAC | cipher-based message authentication code |
| CMOS | complementary metal-oxide-semiconductor, a process technology for IC fabrication |
| CMRR | common-mode rejection ratio |
| CPU | central processing unit |
| CRC | cyclic redundancy check, an error-checking protocol |
| CSD | CapSense Sigma-Delta |
| CSX | Cypress mutual capacitance sensing method. See also CSD |
| DAC | digital-to-analog converter, see also IDAC, VDAC |
| DAP | debug access port |
| DES | data encryption standard |
| DMA | direct memory access, see also TD |
| DNL | differential nonlinearity, see also INL |
| DSI | digital system interconnect |
| DU | data unit |
| ECC | elliptic curve cryptography |
| ECO | external crystal oscillator |
| EEPROM | electrically erasable programmable read-only memory |
| EMI | electromagnetic interference |
| ESD | electrostatic discharge |
| ETM | embedded trace macrocell |
| FIFO | first-in, first-out |
| FLL | frequency locked loop |

| Acronym | Description |
|--------------------------|---|
| FPU | floating-point unit |
| FS | full-speed |
| GND | Ground |
| GPIO | general-purpose input/output, applies to a PSoC pin |
| HMAC | Hash-based message authentication code |
| HSIOM | high-speed I/O matrix |
| I/O | input/output, see also GPIO, DIO, SIO, USBIO |
| I ² C, or IIC | Inter-Integrated Circuit, a communications protocol |
| I ² S | inter-IC sound |
| IC | integrated circuit |
| IDAC | current DAC, see also DAC, VDAC |
| IDE | integrated development environment |
| ILO | internal low-speed oscillator, see also IMO |
| IMO | internal main oscillator, see also ILO |
| INL | integral nonlinearity, see also DNL |
| IoT | internet of things |
| IPC | inter-processor communication |
| IRQ | interrupt request |
| ISR | interrupt service routine |
| JTAG | Joint Test Action Group |
| LCD | liquid crystal display |
| LIN | Local Interconnect Network, a communications protocol |
| LP | low power |
| LS | low-speed |
| LUT | lookup table |
| LVD | low-voltage detect, see also LVI |
| LVTTTL | low-voltage transistor-transistor logic |
| MAC | multiply-accumulate |
| MCU | microcontroller unit |
| MISO | master-in slave-out |
| MMIO | memory-mapped input output |
| MOSI | master-out slave-in |
| MPU | memory protection unit |
| MSL | moisture sensitivity level |
| Msp/s | million samples per second |
| MTB | micro trace buffer |
| MUL | multiplier |
| NC | no connect |
| NMI | nonmaskable interrupt |
| NVIC | nested vectored interrupt controller |

| Acronym | Description |
|---------|--|
| OTP | one-time programmable |
| OVT | overvoltage tolerant |
| PASS | programmable analog subsystem |
| PCB | printed circuit board |
| PCM | pulse code modulation |
| PDM | pulse density modulation |
| PHY | physical layer |
| PICU | port interrupt control unit |
| PLL | phase-locked loop |
| PMIC | power management integrated circuit |
| POR | power-on reset |
| PPU | peripheral protection unit |
| PRNG | pseudo random number generator |
| PSoC® | Programmable System-on-Chip™ |
| PSRR | power supply rejection ratio |
| PWM | pulse-width modulator |
| QD | quadrature decoder |
| QSPI | quad serial peripheral interface |
| RAM | random-access memory |
| RISC | reduced-instruction-set computing |
| RMS | root-mean-square |
| ROM | read-only memory |
| RSA | Rivest–Shamir–Adleman, a public-key cryptography algorithm |
| RTC | real-time clock |
| RX | receive |
| S/H | sample and hold |
| SAR | successive approximation register |
| SARMUX | SAR ADC multiplexer bus |
| SCB | serial communication block |
| Sflash | supervisory flash |
| SHA | secure hash algorithm |
| SINAD | signal to noise and distortion ratio |
| SNR | signal-to-noise ration |
| SOF | start of frame |
| SPI | Serial Peripheral Interface, a communications protocol |
| SRAM | static random access memory |
| SROM | supervisory read-only memory |
| SRSS | system resources subsystem |
| SWD | serial wire debug, a test protocol |
| SWJ | serial wire JTAG |
| SWO | single wire output |

| Acronym | Description |
|---------|--|
| SWV | serial-wire viewer |
| TCPWM | timer, counter, pulse-width modulator |
| TDM | time division multiplexed |
| TQFP | thin quad flat package |
| TRM | technical reference manual |
| TRNG | true random number generator |
| TX | transmit |
| UART | Universal Asynchronous Transmitter Receiver, a communications protocol |
| UDB | universal digital block |
| ULP | ultra-low power |
| USB | Universal Serial Bus |
| WCO | watch crystal oscillator |
| WDT | watchdog timer |
| WIC | wakeup interrupt controller |
| WLCSP | wafer level chip scale package |
| XIP | execute-in-place |
| XRES | external reset input pin |

Document Conventions

Unit of Measure

Table 53. Unit of Measure

| Symbol | Unit of Measure |
|--------|------------------------|
| °C | degrees Celsius |
| dB | decibel |
| fF | femto farad |
| Hz | hertz |
| KB | 1024 bytes |
| kbps | kilobits per second |
| KHR | kilohour |
| KHz | kilohertz |
| kΩ | kilo ohm |
| ksps | kilosamples per second |
| LSB | least significant bit |
| Mbps | megabits per second |
| MHz | megahertz |
| MΩ | mega-ohm |
| MSPS | megasamples per second |
| μA | microampere |
| μF | microfarad |

Table 53. Unit of Measure (continued)

| Symbol | Unit of Measure |
|--------|----------------------|
| μH | microhenry |
| μs | microsecond |
| μV | microvolt |
| μW | microwatt |
| mA | milliampere |
| ms | millisecond |
| mV | millivolt |
| nA | nanoampere |
| ns | nanosecond |
| nV | nanovolt |
| Ω | ohm |
| pF | picofarad |
| ppm | parts per million |
| ps | picosecond |
| s | second |
| sps | samples per second |
| sqrtHz | square root of hertz |
| V | volt |

Errata

This section describes the errata for the PSoC 6 63 Product Family. Details include errata trigger conditions, scope of impact, available workarounds, and silicon revision applicability. Compare this document to the device's datasheet for a complete functional description. Contact your local Cypress Sales Representative if you have questions.

Part Numbers Affected

| Part Number | Device Characteristics |
|-------------|--------------------------|
| CY8C6XX | PSoC 6 63 Product Family |

PSoC 6 63 Qualification Status

Production

PSoC 6 63 Errata Summary

Noise is caused in supply and ground traces when multiple outputs switch. The amount of noise is dependent on the number of outputs, the drive strength of the output drivers, the frequency of the switching, and the impact on specific ports. The noise is worse at higher voltages ($V_{DD} = 2.7\text{ V}$ and higher) and should not be an issue with 1.8 V externally regulated (that is, $V_{DD} = 1.8\text{ V} \pm 5\%$) designs.

For cases where there are large numbers of GPIOs switching simultaneously, the following errata conditions are applicable. Note that the exact number cannot be specified as there are too many system-dependent conditions.

This table defines the errata applicability to available PSoC 63 family devices.

| Items | CY8C6XX 63 | Silicon Revision | Fix Status |
|---|------------|------------------|--|
| [1] Drive mode strength must be limited. | All | *C silicon | Investigation underway. Fix planned by Q1'20 |
| [2] CapSense use is restricted to Ports 6 and 7 with switching restrictions on other ports. | All | *C silicon | Investigation underway. Fix planned by Q1'20 |
| [3] Switching noise can cause ADC errors due to voltage reference noise. | All | *C silicon | Investigation underway. Fix planned by Q1'20 |
| [4] Port Usage restrictions must be applied. | All | *C silicon | Investigation underway. Fix planned by Q1'20 |

| 1. Drive mode strength must be limited. | |
|---|--|
| Problem Definition | <p>There are four Drive mode strengths: DM0, DM1, DM2, and DM3, DM0 being the strongest and DM3 the weakest in order. Usage of DM0 can cause noise in supply and ground lines for simultaneous outputs switching. Drive mode strength must be limited to DM2 for all GPIOs except for the 80 MHz QSPI clock which may use DM1.</p> <p>The V_{OL} and V_{OH} specs are affected as follows (also applies to V_{DDIO}, V_{DDIOA}, and V_{DDA} pins):</p> <p>$V_{DD} < 2.7\text{ V}$: $V_{OL} = 0.5\text{ V}$ @ $I_{OL} = 6\text{ mA}$. $V_{OH} = V_{DD} - 0.5\text{ V}$, $I_{OH} = 6\text{ mA}$.</p> <p>$V_{DD} \geq 2.7\text{ V}$: $V_{OL} = 0.4$ @ $I_{OL} = 6\text{ mA}$. $V_{OH} = V_{DD} - 0.5\text{ V}$, $I_{OH} = 6\text{ mA}$.</p> |
| Parameters Affected | Drive mode settings. |
| Trigger Condition(s) | Simultaneous outputs switching with high drive strength |
| Scope of Impact | Causes supply and ground noise, which can affect ADC and CapSense operation |
| Workaround | Follow drive mode strength restrictions. Drive Mode 2 (DM2) should be used for all ports except for the 80-MHz QSPI clock, which should be DM1 |
| Fix Status | Investigation underway. Fix planned by Q1'20. |

| 2. CapSense use is restricted to Ports 6 and 7 with switching restrictions on other ports. | |
|---|---|
| Problem Definition | GPIO simultaneous switching creates noise which can affect CapSense accuracy in unrestricted use |
| Parameters Affected | CapSense sensitivity and accuracy |
| Trigger Condition(s) | Noise caused by GPIO simultaneous output switching during CapSense operation |
| Scope of Impact | CapSense may produce erroneous results due to noise coupling from switching GPIOs. |
| Workaround | For CapSense usage, the following restrictions apply: <ul style="list-style-type: none"> a. Limit switching on Port 1 to 1 MHz (no more than 2 outputs) with slow slew rate. b. CapSense pins are restricted to Ports 6 and 7. No other GPIO output activity is allowed on Ports 6 and 7. c. Switching in Ports 5 and 8 is restricted to 1 MHz (no more than 2 outputs) with slow slew rate setting. CapSense must use the SRSS reference. |
| Fix Status | Investigation underway. Fix planned by Q1'20. |

| 3. Switching noise can cause ADC errors due to voltage reference noise. | |
|--|---|
| Problem Definition | 12-bit SAR ADC Counts are affected by switching noise |
| Parameters Affected | ADC accuracy |
| Trigger Condition(s) | Switching noise caused by GPIO simultaneous switching |
| Scope of Impact | ADC accuracy will be impacted |
| Workaround | Restrict switching on Ports 9 and 10 (analog input ports). The Programmable Analog Sub-System (PASS), including the SAR ADC, is connected to Ports 9 and 10. With no switching on Ports 9 and 10, the ADC error may be up to 4 LSB counts. Switching in Ports 9 and 10 is restricted to 1 MHz (no more than 2 outputs) with slow slew rate setting and, in this case, the ADC error may be up to 12 counts. |
| Fix Status | Investigation underway; Fix planned by Q1'20. |

| 4. Port Usage restrictions must be applied. | |
|--|---|
| Problem Definition | GPIO simultaneous switching causes supply and ground noise that adversely affects other on-chip subsystems). |
| Parameters Affected | CapSense and ADC results |
| Trigger Condition(s) | GPIO simultaneous switching with unrestricted strengths and frequency. |
| Scope of Impact | Incorrect results may cause false sensing or failure to sense for CapSense and inaccurate results for the SAR ADC (may not deliver 12-bit accuracy). |
| Workaround | Follow Port Usage restrictions: <ul style="list-style-type: none"> a. Switching on Port 0 must be restricted to less than 8 MHz. b. Switching on Port 1 must be restricted to less than 1 MHz with slow rate and no more than 2 outputs. c. Ports 9 and 10 must be restricted to 8 MHz when not using the ADC and the restrictions stated earlier used when the ADC is used. d. Use VREF from System Resource Subsystem (SRSS) for CapSense |
| Fix Status | Investigation underway. Fix planned by Q1'20. |

Revision History

| Description Title: PSoC 6 MCU: CY8C63x6, CY8C63x7 Datasheet Document Number: 002-18787 | | | |
|---|---------|-----------------|--|
| Revision | ECN | Submission Date | Description of Change |
| *F | 6164322 | 05/03/2018 | Release of production datasheet. |
| *G | 6250376 | 07/17/2018 | Corrected document number in the revision history table. |
| *H | 6522270 | 04/01/2019 | Updated Functional Description . Added "Pinouts for 104-MCSP with USB" table in Pinouts . Added package diagram (spec 001-97718 *B). Added a note in Table 4 . Updated Table 11 , Table 24 , and Table 34 in Electrical Specifications . Updated Features, Blocks and Functionality , ILO Clock Source , One-Time-Programmable (OTP) eFuse , Packaging , and Ordering Information . Updated Figure 4 (spec 002-16508 *D to *E) in Packaging . Corrected Unit usage throughout the document. Added Errata . Updated Copyright information in Sales page. |
| *I | 6663531 | 09/20/2019 | Updated the title. Added UDB in Acronyms . |

Sales, Solutions, and Legal Information

Worldwide Sales and Design Support

Cypress maintains a worldwide network of offices, solution centers, manufacturer's representatives, and distributors. To find the office closest to you, visit us at [Cypress Locations](#).

Products

| | |
|---|--|
| Arm [®] Cortex [®] Microcontrollers | cypress.com/arm |
| Automotive | cypress.com/automotive |
| Clocks & Buffers | cypress.com/clocks |
| Interface | cypress.com/interface |
| Internet of Things | cypress.com/iot |
| Memory | cypress.com/memory |
| Microcontrollers | cypress.com/mcu |
| PSoC | cypress.com/psoc |
| Power Management ICs | cypress.com/pmic |
| Touch Sensing | cypress.com/touch |
| USB Controllers | cypress.com/usb |
| Wireless Connectivity | cypress.com/wireless |

PSoC[®] Solutions

[PSoC 1](#) | [PSoC 3](#) | [PSoC 4](#) | [PSoC 5LP](#) | [PSoC 6 MCU](#)

Cypress Developer Community

[Community](#) | [Projects](#) | [Video](#) | [Blogs](#) | [Training](#) | [Components](#)

Technical Support

cypress.com/support

© Cypress Semiconductor Corporation, 2017-2019. This document is the property of Cypress Semiconductor Corporation and its subsidiaries ("Cypress"). This document, including any software or firmware included or referenced in this document ("Software"), is owned by Cypress under the intellectual property laws and treaties of the United States and other countries worldwide. Cypress reserves all rights under such laws and treaties and does not, except as specifically stated in this paragraph, grant any license under its patents, copyrights, trademarks, or other intellectual property rights. If the Software is not accompanied by a license agreement and you do not otherwise have a written agreement with Cypress governing the use of the Software, then Cypress hereby grants you a personal, non-exclusive, nontransferable license (without the right to sublicense) (1) under its copyright rights in the Software (a) for Software provided in source code form, to modify and reproduce the Software solely for use with Cypress hardware products, only internally within your organization, and (b) to distribute the Software in binary code form externally to end users (either directly or indirectly through resellers and distributors), solely for use on Cypress hardware product units, and (2) under those claims of Cypress's patents that are infringed by the Software (as provided by Cypress, unmodified) to make, use, distribute, and import the Software solely for use with Cypress hardware products. Any other use, reproduction, modification, translation, or compilation of the Software is prohibited.

TO THE EXTENT PERMITTED BY APPLICABLE LAW, CYPRESS MAKES NO WARRANTY OF ANY KIND, EXPRESS OR IMPLIED, WITH REGARD TO THIS DOCUMENT OR ANY SOFTWARE OR ACCOMPANYING HARDWARE, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE. No computing device can be absolutely secure. Therefore, despite security measures implemented in Cypress hardware or software products, Cypress shall have no liability arising out of any security breach, such as unauthorized access to or use of a Cypress product. CYPRESS DOES NOT REPRESENT, WARRANT, OR GUARANTEE THAT CYPRESS PRODUCTS, OR SYSTEMS CREATED USING CYPRESS PRODUCTS, WILL BE FREE FROM CORRUPTION, ATTACK, VIRUSES, INTERFERENCE, HACKING, DATA LOSS OR THEFT, OR OTHER SECURITY INTRUSION (collectively, "Security Breach"). Cypress disclaims any liability relating to any Security Breach, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any Security Breach. In addition, the products described in these materials may contain design defects or errors known as errata which may cause the product to deviate from published specifications. To the extent permitted by applicable law, Cypress reserves the right to make changes to this document without further notice. Cypress does not assume any liability arising out of the application or use of any product or circuit described in this document. Any information provided in this document, including any sample design information or programming code, is provided only for reference purposes. It is the responsibility of the user of this document to properly design, program, and test the functionality and safety of any application made of this information and any resulting product. "High-Risk Device" means any device or system whose failure could cause personal injury, death, or property damage. Examples of High-Risk Devices are weapons, nuclear installations, surgical implants, and other medical devices. "Critical Component" means any component of a High-Risk Device whose failure to perform can be reasonably expected to cause, directly or indirectly, the failure of the High-Risk Device, or to affect its safety or effectiveness. Cypress is not liable, in whole or in part, and you shall and hereby do release Cypress from any claim, damage, or other liability arising from any use of a Cypress product as a Critical Component in a High-Risk Device. You shall indemnify and hold Cypress, its directors, officers, employees, agents, affiliates, distributors, and assigns harmless from and against all claims, costs, damages, and expenses, arising out of any claim, including claims for product liability, personal injury or death, or property damage arising from any use of a Cypress product as a Critical Component in a High-Risk Device. Cypress products are not intended or authorized for use as a Critical Component in any High-Risk Device except to the limited extent that (i) Cypress's published data sheet for the product explicitly states Cypress has qualified the product for use in a specific High-Risk Device, or (ii) Cypress has given you advance written authorization to use the product as a Critical Component in the specific High-Risk Device and you have signed a separate indemnification agreement.

Cypress, the Cypress logo, Spansion, the Spansion logo, and combinations thereof, WICED, PSoC, CapSense, EZ-USB, F-RAM, and Traveo are trademarks or registered trademarks of Cypress in the United States and other countries. For a more complete list of Cypress trademarks, visit cypress.com. Other names and brands may be claimed as property of their respective owners.