



Description

The PJ9193 Series are highly precise,low noise,positive voltage LDO regulators manufactured using CMOS processes. The PJ9193 Series performance is optimized for battery-powered systems to deliver ultra low noise and low quiescent current. Regulator ground current increases only slightly in dropout, further prolonging the battery life. The PJ9193 Series also works with low-ESR ceramic capacitors, reducing the amount of board space necessary for power applications, critical in hand-held wireless devices. The PJ9193 Series consumes less than 1µA in shutdown mode and has fast turn-on time less than 50s. The other features include ultra low dropout voltage, high output accuracy, current limiting protection, and high ripple rejection ratio.




- Ultra Low Noise for RF Application
- Ultra Fast Response in Line/Load Transient
- Low Power Consumption:70uA(Typ.)
- PSRR=70dB@1KHz
- Maximum Output Current: 300mA
- Low Dropout: 130mV @ 100mA at V_{OUT}=3.3V
- Operating Voltage Ranges: 2V to 6.5V
- Over Temperature and Current Limiting Protection
- Thermal Shutdown Protection

Applications


- Battery-Powered Equipment
- CDMA/GSM Cellular Handsets
- Portable Information Appliances


Marking Code




XX:Output Voltage e.g. 30:3.0V 33:3.3V










www.pingjingsemi.com Revision: 2.0 Aug-2021




Functional Pin Description

Pin Name Pin Function		
EN	Chip Enable (Active High). Note that this pin is high impedance NO Connected	
NC		
GND	Ground	
VOUT	Output Voltage	
VIN	Power Input Voltage	

Ordering Information




Typical Application Circuit



www.pingjingsemi.com 2 / 10



Function Block Diagram



www.pingjingsemi.com 3 / 10



Absolute Maximum Ratings Note1

Ratings at 25°C ambient temperature unless otherwise specified.

Parameter		Value	Unit
VINLVEN to CND Voltore	V _{IN}	-0.3 ~ +7	V
VIN,VEN to GND Voltage	V _{ON/OFF}	-0.3 ~ +0.3	V
VOUT to VIN Voltage		-0.3~VIN+0.3	V
	SOT-23	300	mW
Dower Discipation	SOT-89	400	mW
Power Dissipation	SOT-23-3	250	mW
	SOT-23-5	250	mW
	SOT-23	330	°C/W
Thormal Pagistanes Junation to Ambient	SOT-89	250	°C/W
Thermal Resistance,Junction-to-Ambient	SOT-23-3	400	°C/W
	SOT-23-5	400	°C/W
Operating Ambient Temperature		-40 ~ +85	°C
Junction temperature		260	°C
Storage temperature range ESD(HBM) Note2 ESD(CDM) Note2		-40 ~ +125	°C
		4	KV
		400	V

- **Note 1.** Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions may affect device reliability.
 - **2.** ESD testing is performed according to the respective JESD22 JEDEC standard. The human body model is a 100pF capacitor discharged through a 1.5KΩ resistor into each pin. The machine model is a 200pF capacitor discharged into each pin.

Parameter		Value	Unit
Supply Voltage		2 ~ 6.5	V
Operating Junction Temperature Range		-40 ~ +125	°C
Operating Free Air Temperature Range	T _A	-40 ~ +85	°C

www.pingjingsemi.com 4 / 10





Electrical Characteristics

(V_{IN}=V_{OUT}+1, V_{OUT} = 3.3V, C_{IN}=1 μ F, C_{OUT}=1 μ F, T_A=25°C , unless otherwise noted.)

Parar	neter	Symbol	Test Conditions	Min.	Тур.	Max.	Unit
Input Voltage		VIN		-0.3		6.5	V
Output Voltag	e Accuracy	ΔV_OUT	I _{OUT} =40mA	-2		+2	%
Quiescent Cu	rrent	ΙQ	VIN>VOUT, EN=VIN IOUT=0mA		70		μA
Dron out Valta	a.a. Note1	1/	I _{OUT} =100mA		130		.,
Dropout Volta	ge Maci	V_{DROP}	I _{OUT} =200mA		250		mV
Line Regulation	on	ΔV_{LINE}	V _{IN} =V _{OUT} +1 to 7V,I _{OUT} =40mA		0.05		%/V
Load Regulati	on	ΔV_{LOAD}	1mA <i<sub>OUT<100mA</i<sub>		50		mV
Short circuit/s carrying curre		Ishort	R _L =1Ω		50		mA
EN Leakage (Current	I _{EN}			1		μA
Current Limit		Ішм	V _{IN} =V _{OUT} +1		450		mA
EN Input	Logic Low	V _{IL}	V _{IN} =3V to 5.5V,Shut down			0.4	
Threshold	Logic High	V _{IH}	V _{IN} =3V to 5.5V,Start up	1.2			V
Output Noise	Voltage	e _{NO}	300Hz to 50KHz, I _{OUT} =40mA		50		μV _{RMS}
Power Supply Rejection Rate		PSRR	V _{IN} =V _{OUT} +1, f=1KHz,I _{OUT} =40mA		70		dB
Output Voltag Temperature		TC _{VOUT}	I _{OUT} =10mA		100		ppm/°C

www.pingjingsemi.com 5 / 10



Applications Information

Input Capacitor

A 1µF ceramic capacitor is recommended to connect between VIN and GND pins to decouple input power supply glitch and noise. The amount of the capacitance may be increased without limit. This input capacitor must be located as close as possible to the device to assure input stability and less noise. For PCB layout, a wide copper trace is required for both VIN and GND.

Output Capacitor

An output capacitor is required for the stability of the LDO. The recommended minimum output capacitance is 1μ F, ceramic capacitor is recommended, and temperature characteristics are X7R or X5R. Higher capacitance values help to improve load/line transient response. The output capacitance may be increased to keep low undershoot/overshoot. Place output capacitor as close as possible to V_{OUT} and GND pins.

Enable Function

The PJ9570 has an EN pin to turn on or turn off the regulator, When the EN pin is in logic high, the regulator will be turned on. The shutdown current is almost 0μ A typical. The EN pin may be directly tied to V_{IN} to keep the part on. The Enable input is CMOS logic and cannot be left floating.

Thermal Considerations

For continuous operation, do not exceed absolute maximum junction temperature. The maximum power dissipation depends on the thermal resistance of the IC package, PCB layout, rate of surrounding airflow, and difference between junction and ambient temperature. The maximum power dissipation can be calculated by the following formula:

$$P_{D(MAX)} = (T_{J(MAX)} - T_A) / R_{\theta JA}$$

Where TJ(MAX) is the maximum operation junction temperature 125 °C, T_A is the ambient temperature and the $R_{\theta JA}$ is the junction to ambient thermal resistance.

The power dissipation definition in device is:

$$P_D = (V_{IN} - V_{OUT}) \times I_{OUT} + V_{IN} \times I_{O}$$

Layout Consideration


By placing input and output capacitors on the same side of the PCB as the LDO, and placing them as close as is practical to the package can achieve the best performance. The ground connections for input and output capacitors must be back to the PJ9193 Series ground pin using as wide and as short of a copper trace as is practical. Connections using long trace lengths, narrow trace widths, and connections through via must be avoided. These add parasitic inductances and resistance that results in worse performance especially during transient conditions.


www.pingjingsemi.com 6 / 10





SOT-23

Dimensions in mm









Ordering Information


Device	Package	Shipping
PJ9193 Series	SOT-23	3,000PCS/Reel&7inches


www.pingjingsemi.com 7 / 10




SOT-23-3

Dimensions in mm







Ordering Information


Device	Package	Shipping
PJ9193 Series	SOT-23-3	3,000PCS/Reel&7inches

8 / 10



SOT-89

Dimensions in mm



Ordering Information


Device	Package	Shipping
PJ9193 Series	SOT-89	3,000PCS/Reel&13inches


www.pingjingsemi.com 9 / 10




SOT-23-5

Dimensions in mm







Ordering Information

Device	Package	Shipping
PJ9193 Series	SOT-23-5	3,000PCS/Reel&7inches

10 / 10