Quad 2-input AND gate Rev. 03 — 14 November 2007

Product data sheet

1. General description

The 74AHC08; 74AHCT08 is a high-speed Si-gate CMOS device and is pin compatible with Low-power Schottky TTL (LSTTL). They are specified in compliance with JEDEC standard JESD7-A.

The 74AHC08; 74AHCT08 provides the quad 2-input AND function.

2. Features

- Balanced propagation delays
- All inputs have a Schmitt-trigger action
- Inputs accepts voltages higher than V_{CC}
- For 74AHC08 only: operates with CMOS input levels
- For 74AHCT08 only: operates with TTL input levels
- ESD protection:
 - HBM JESD22-A114E exceeds 2000 V
 - MM JESD22-A115-A exceeds 200 V
 - CDM JESD22-C101C exceeds 1000 V
- Multiple package options
- Specified from –40 °C to +85 °C and from –40 °C to +125 °C

3. Ordering information


Table 1. Ordering information

Type number	Package				
	Temperature range	Name	Description	Version	
74AHC08D	–40 °C to +125 °C	SO14	plastic small outline package; 14 leads;	SOT108-1	
74AHCT08D			body width 3.9 mm		
74AHC08PW	–40 °C to +125 °C	TSSOP14	plastic thin shrink small outline package; 14 leads;	SOT402-1	
74AHCT08PW			body width 4.4 mm		
74AHC08BQ	–40 °C to +125 °C	DHVQFN14	plastic dual in-line compatible thermal enhanced very	SOT762-1	
74AHCT08BQ	AHCT08BQ		thin quad flat package; no leads; 14 terminals; body $2.5 \times 3 \times 0.85$ mm		




Quad 2-input AND gate

4. Functional diagram



5. Pinning information

5.1 Pinning



Quad 2-input AND gate

5.2 Pin description

Table 2.	Pin description	
Symbol	Pin	Description
1A	1	data input
1B	2	data input
1Y	3	data output
2A	4	data input
2B	5	data input
2Y	6	data output
GND	7	ground (0 V)
3Y	8	data output
ЗA	9	data input
3B	10	data input
4Y	11	data output
4A	12	data input
4B	13	data input
V _{CC}	14	supply voltage

6. Functional description

Table 3. Function selection^[1]

Input	Output	
nA	nB	nY
L	X	L
Х	L	L
н	Н	Н

[1] H = HIGH voltage level; L = LOW voltage level; X = don't care

7. Limiting values

Table 4.Limiting values

In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	Min	Max	Unit
V _{CC}	supply voltage		-0.5	+7.0	V
VI	input voltage		-0.5	+7.0	V
I _{IK}	input clamping current	V _I < -0.5 V	<u>[1]</u> –20	-	mA
I _{OK}	output clamping current	$V_{\rm O}$ < –0.5 V or $V_{\rm O}$ > $V_{\rm CC}$ + 0.5 V	<u>[1]</u> _	±20	mA
I _O	output current	$V_{O} = -0.5$ V to (V _{CC} + 0.5 V)	-	±25	mA
I _{CC}	supply current		-	75	mA
I _{GND}	ground current		-75	-	mA
T _{stg}	storage temperature		-65	+150	°C

74AHC_AHCT08_3

Quad 2-input AND gate

Table 4. Limiting values ... continued In accordance with the Absolute Maximum Rating System (IEC 60134). Voltages are referenced to GND (ground = 0 V). Symbol Conditions Unit Parameter Min Max total power dissipation $T_{amb} = -40 \ ^{\circ}C \ to +125 \ ^{\circ}C$ P_{tot} [2] _ 500 mW SO14 package [3] _ TSSOP14 package 500 mW DHVQFN14 package [4] _ 500 mW

[1] The input and output voltage ratings may be exceeded if the input and output current ratings are observed.

[2] P_{tot} derates linearly with 8 mW/K above 70 °C.

[3] P_{tot} derates linearly with 5.5 mW/K above 60 °C.

[4] Ptot derates linearly with 4.5 mW/K above 60 °C.

8. Recommended operating conditions

Table 5. Recommended operating conditions

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions	74AH	C08		74AH0	СТ08		V V V V °C ns/V
			Min	Тур	Max	Min	Тур	Max	
V _{CC}	supply voltage		2.0	5.0	5.5	4.5	5.0	5.5	V
VI	input voltage		0	-	5.5	0	-	5.5	V
Vo	output voltage		0	-	V _{CC}	0	-	V _{CC}	V
T _{amb}	ambient temperature		-40	+25	+125	-40	+25	+125	°C
$\Delta t/\Delta V$	input transition rise	V_{CC} = 3.3 V \pm 0.3 V	-	-	100	-	-	-	ns/V
	and fall rate	$V_{CC}=5.0~V\pm0.5~V$	-	-	20	-	-	20	V V °C

9. Static characteristics

Table 6. Static characteristics

Voltages are referenced to GND (ground = 0 V).

Symbol	Parameter	Conditions		25 °C		−40 °C 1	to +85 °C	_40 °C t	o +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
For type	74AHC08									•
V _{IH} HIGH-level	V _{CC} = 2.0 V	1.5	-	-	1.5	-	1.5	-	V	
	input voltage	V _{CC} = 3.0 V	2.1	-	-	2.1	-	2.1	-	V
		V _{CC} = 5.5 V	3.85	-	-	3.85	-	3.85	-	V
V _{IL} LOW-level input voltage	V _{CC} = 2.0 V	-	-	0.5	-	0.5	-	0.5	V	
	input voltage	V _{CC} = 3.0 V	-	-	0.9	-	0.9	-	0.9	V
		V _{CC} = 5.5 V	-	-	1.65	-	1.65	-	1.65	V
V _{OH}	HIGH-level	$V_I = V_{IH} \text{ or } V_{IL}$								
	output voltage	$I_0 = -50 \ \mu\text{A}; \ V_{CC} = 2.0 \ \text{V}$	1.9	2.0	-	1.9	-	1.9	-	V
		$I_0 = -50 \ \mu\text{A}; \ V_{CC} = 3.0 \ \text{V}$	2.9	3.0	-	2.9	-	2.9	-	V
		$I_0 = -50 \ \mu A; \ V_{CC} = 4.5 \ V$	4.4	4.5	-	4.4	-	4.4	-	V
		$I_{O} = -4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	2.58	-	-	2.48	-	2.4	-	V
		$I_{O} = -8.0 \text{ mA}; \text{ V}_{CC} = 4.5 \text{ V}$	3.94	-	-	3.8	-	3.7	-	V

74AHC_AHCT08_3

Product data sheet

Nexperia

74AHC08; 74AHCT08

Quad 2-input AND gate

Symbol	Parameter	Conditions		25 °C		−40 °C	to +85 °C	−40 °C 1	to +125 °C	Unit
			Min	Тур	Max	Min	Max	Min	Max	
V _{OL}	LOW-level	$V_{I} = V_{IH} \text{ or } V_{IL}$								
	output voltage	$I_0 = 50 \ \mu A; \ V_{CC} = 2.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_0 = 50 \ \mu\text{A}; \ V_{CC} = 3.0 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_0 = 50 \ \mu A; \ V_{CC} = 4.5 \ V$	-	0	0.1	-	0.1	-	0.1	V
		$I_0 = 4.0 \text{ mA}; V_{CC} = 3.0 \text{ V}$	-	-	0.36	-	0.44	-	0.55	V
		$I_0 = 8.0 \text{ mA}; V_{CC} = 4.5 \text{ V}$	-	-	0.36	-	0.44	-	0.55	V
I	input leakage current	$V_{\rm I}$ = 5.5 V or GND; $V_{\rm CC}$ = 0 V to 5.5 V	-	-	0.1	-	1.0	-	2.0	μA
lcc	supply current		-	-	2.0	-	20	-	40	μA
Cı	input capacitance		-	3.0	10	-	10	-	10	pF
For type	e 74AHCT08									
V _{IH}	HIGH-level input voltage	V_{CC} = 4.5 V to 5.5 V	2.0	-	-	2.0	-	2.0	-	V
V _{IL}	LOW-level input voltage	V_{CC} = 4.5 V to 5.5 V	-	-	0.8	-	0.8	-	0.8	V
V _{OH}	HIGH-level	V_{I} = V_{IH} or $V_{IL};V_{CC}$ = 4.5 V								
	output voltage	I _O = -50 μA	4.4	4.5	-	4.4	-	4.4	-	V
		I _O = -8.0 mA	3.94	-	-	3.8	-	3.7	-	V
V _{OL}	LOW-level	V_{I} = V_{IH} or $V_{IL};V_{CC}$ = 4.5 V								
	output voltage	I _O = 50 μA	-	0	0.1	-	0.1	-	0.1	V
		I _O = 8.0 mA	-	-	0.36	-	0.44	-	0.55	V
I	input leakage current	V_{I} = 5.5 V or GND; V_{CC} = 0 V to 5.5 V	-	-	0.1	-	1.0	-	2.0	μA
l _{cc}	supply current		-	-	2.0	-	20	-	40	μΑ
∆I _{CC}	additional supply current	per input pin; $V_I = V_{CC} - 2.1 \text{ V}; I_O = 0 \text{ A};$ other pins at V_{CC} or GND; $V_{CC} = 4.5 \text{ V}$ to 5.5 V	-	-	1.35	-	1.5	-	1.5	mA
Cı	input capacitance		-	3.0	10	-	10	-	10	pF

Table 6. Static characteristics ... continued Voltages are referenced to GND (around = 0 V)

Quad 2-input AND gate

10. Dynamic characteristics

Table 7.Dynamic characteristics

GND = 0 V; For test circuit see Figure 7.

Symbol	Parameter	Conditions			25 °C		-40 °C	to +85 °C	–40 °C t	o +125 °C	Unit
				Min	Typ <mark>[1]</mark>	Max	Min	Max	Min	Max	
For type	e 74AHC08									'	
t _{pd}	propagation	nA, nB to nY; see Figure 6	[2]								
delay	delay	V_{CC} = 3.0 V to 3.6 V									
		C _L = 15 pF		-	4.0	8.8	1.0	10.5	1.0	11.0	ns
		C _L = 50 pF		-	5.6	12.3	1.0	14	1.0	15.5	ns
		V_{CC} = 4.5 V to 5.5 V									ns
		C _L = 15 pF		-	3.0	5.9	1.0	7.0	1.0	7.5	ns
		C _L = 50 pF			4.2	7.9	1.0	9.0	1.0	10.0	ns
C _{PD}	power dissipation capacitance	C_L = 50 pF; f _i = 1 MHz; V _I = GND to V _{CC}	<u>[3]</u>	-	10.0	-	-	-	-	-	pF
For type	e 74AHCT08										
t _{pd}	propagation	nA, nB to nY; see Figure 6	[2]								
	delay	V_{CC} = 4.5 V to 5.5 V									
		C _L = 15 pF		-	3.2	6.9	1.0	8.0	1.0	9.0	ns pF ns ns
		C _L = 50 pF		-	4.2	7.9	1.0	9.0	1.0	10.0	ns
C _{PD}	power dissipation capacitance	C_L = 50 pF; f _i = 1 MHz; V _I = GND to V _{CC}	<u>[3]</u>	-	12.0	-	-	-	-	-	pF

[1] Typical values are measured at nominal supply voltage (V_{CC} = 3.3 V and V_{CC} = 5.0 V).

[2] t_{pd} is the same as t_{PLH} and t_{PHL} .

[3] C_{PD} is used to determine the dynamic power dissipation (P_D in μ W).

 $P_{D} = C_{PD} \times V_{CC}^{2} \times f_{i} \times N + \Sigma (C_{L} \times V_{CC}^{2} \times f_{o}) \text{ where:}$

 f_i = input frequency in MHz, f_o = output frequency in MHz

 C_{L} = output load capacitance in pF

 V_{CC} = supply voltage in Volts

N = number of inputs switching

 $\Sigma(C_L \times V_{CC}{}^2 \times f_o)$ = sum of the outputs.

Quad 2-input AND gate

11. Waveforms




Table 8. Measurement points

Туре	Input	Output
	V _M	V _M
74AHC08	0.5V _{CC}	0.5V _{CC}
74AHCT08	1.5 V	0.5V _{CC}

Nexperia

74AHC08; 74AHCT08

Quad 2-input AND gate




Fig 7. Load circuit for switching times

Table 9.Test data

Туре	Input		Load		S1 position		
	VI	t _r , t _f	CL	RL	t _{PHL} , t _{PLH}	t _{PZH} , t _{PHZ}	t _{PZL} , t _{PLZ}
74AHC08	V _{CC}	\leq 3.0 ns	15 pF, 50 pF	1 kΩ	open	GND	V _{CC}
74AHCT08	3.0 V	\leq 3.0 ns	15 pF, 50 pF	1 kΩ	open	GND	V _{CC}

Quad 2-input AND gate

12. Package outline




Fig 8. Package outline SOT108-1 (SO14)

74AHC_AHCT08_3

Product data sheet

Quad 2-input AND gate





Fig 9. Package outline SOT402-1 (TSSOP14)

74AHC_AHCT08_3

Product data sheet

Quad 2-input AND gate



DHVQFN14: plastic dual in-line compatible thermal enhanced very thin quad flat package; no leads; 14 terminals; body 2.5 x 3 x 0.85 mm SOT762-1

Fig 10. Package outline SOT762-1 (DHVQFN14)

74AHC_AHCT08_3

Product data sheet

Quad 2-input AND gate

13. Abbreviations

Table 10.	Abbreviations
Acronym	Description
CMOS	Complementary Metal Oxide Semiconductor
LSTTL	Low-power Schottky Transistor-Transistor Logic
ESD	ElectroStatic Discharge
HBM	Human Body Model
MM	Machine Model
CDM	Charged Device Model
TTL	Transistor-Transistor Logic

14. Revision history

Table 11. Revision history

	•							
Document ID	Release date	Data sheet status	Change notice	Supersedes				
74AHC_AHCT08_3	20071114	Product data sheet	-	74AHC_AHCT08_2				
Modifications:		The format of this data sheet has been redesigned to comply with the new identity guidelin of NXP Semiconductors.						
	 Legal texts have 	al texts have been adapted to the new company name where appropriate.						
	 Section 3: DHV 	/QFN14 package added.						
	 Section 7: dera 	ating values added for DHV	QFN14 package.					
	 Section 12: out 	tline drawing added for DHV	/QFN14 package.					
74AHC_AHCT08_2	19990924	Product specification	-	74AHC_AHCT08_1				
74AHC_AHCT08_1	19981218	Product specification	-	-				

15. Legal information

15.1 Data sheet status

Document status[1][2]	Product status ^[3]	Definition
Objective [short] data sheet	Development	This document contains data from the objective specification for product development.
Preliminary [short] data sheet	Qualification	This document contains data from the preliminary specification.
Product [short] data sheet	Production	This document contains the product specification.

[1] Please consult the most recently issued document before initiating or completing a design.

[2] The term 'short data sheet' is explained in section "Definitions".

[3] The product status of device(s) described in this document may have changed since this document was published and may differ in case of multiple devices. The latest product status information is available on the Internet at URL http://www.nexperia.com.

15.2 Definitions

use of such information.

Draft — The document is a draft version only. The content is still under internal review and subject to formal approval, which may result in modifications or additions. Nexperia does not give any representations or warranties as to the accuracy or completeness of information included herein and shall have no liability for the consequences of

Short data sheet — A short data sheet is an extract from a full data sheet with the same product type number(s) and title. A short data sheet is intended for quick reference only and should not be relied upon to contain detailed and full information. For detailed and full information see the relevant full data sheet, which is available on request via the local Nexperia sales office. In case of any inconsistency or conflict with the short data sheet, the full data sheet shall prevail.

15.3 Disclaimers

General — Information in this document is believed to be accurate and reliable. However, Nexperia does not give any representations or warranties, expressed or implied, as to the accuracy or completeness of such information and shall have no liability for the consequences of use of such information.

Right to make changes — Nexperia reserves the right to make changes to information published in this document, including without limitation specifications and product descriptions, at any time and without notice. This document supersedes and replaces all information supplied prior to the publication hereof.

Suitability for use — Nexperia products are not designed, authorized or warranted to be suitable for use in medical, military, aircraft, space or life support equipment, nor in applications where failure or malfunction of a Nexperia product can reasonably be expected to result in personal injury, death or severe property or environmental damage. Nexperia accepts no liability for inclusion and/or use of Nexperia products in such equipment or applications and therefore such inclusion and/or use is at the customer's own risk.

Applications — Applications that are described herein for any of these products are for illustrative purposes only. Nexperia makes no representation or warranty that such applications will be suitable for the specified use without further testing or modification.

Limiting values — Stress above one or more limiting values (as defined in the Absolute Maximum Ratings System of IEC 60134) may cause permanent damage to the device. Limiting values are stress ratings only and operation of the device at these or any other conditions above those given in the Characteristics sections of this document is not implied. Exposure to limiting values for extended periods may affect device reliability.

Terms and conditions of sale — Nexperia products are sold subject to the general terms and conditions of commercial sale, as published at <u>http://www.nexperia.com/profile/terms</u>, including those pertaining to warranty, intellectual property rights infringement and limitation of liability, unless explicitly otherwise agreed to in writing by Nexperia. In case of any inconsistency or conflict between information in this document and such terms and conditions, the latter will prevail.

No offer to sell or license — Nothing in this document may be interpreted or construed as an offer to sell products that is open for acceptance or the grant, conveyance or implication of any license under any copyrights, patents or other industrial or intellectual property rights.

15.4 Trademarks

Notice: All referenced brands, product names, service names and trademarks are the property of their respective owners.

16. Contact information

For additional information, please visit: http://www.nexperia.com

For sales office addresses, send an email to: salesaddresses@nexperia.com

74AHC_AHCT08_3

Nexperia

74AHC08; 74AHCT08

Quad 2-input AND gate

17. Contents

1	General description 1
2	Features 1
3	Ordering information 1
4	Functional diagram 2
5	Pinning information 2
5.1	Pinning 2
5.2	Pin description 3
6	Functional description 3
7	Limiting values 3
8	Recommended operating conditions 4
9	Static characteristics 4
10	Dynamic characteristics 6
11	Waveforms 7
12	Package outline 9
13	Abbreviations 12
14	Revision history 12
15	Legal information 13
15.1	Data sheet status
15.2	Definitions 13
15.3	Disclaimers
15.4	Trademarks 13
16	Contact information 13
17	Contents 14

© Nexperia B.V. 2017. All rights reserved

For more information, please visit: http://www.nexperia.com For sales office addresses, please send an email to: salesaddresses@nexperia.com Date of release: 14 November 2007