1/4, 1/3-Duty General-Purpose LCD Driver

ON

ON Semiconductor®

www.onsemi.com



PQFP64 14x14 / QIP64E [LC75829PE]



SPQFP64 10x10 / SQFP64 [LC75829PW]

Overview

The LC75829PE and LC75829PW are 1/4 duty and 1/3 duty general-purpose microprocessor-controlled LCD drivers that can be used in applications such as frequency display in products with electronic tuning. In addition to being able to drive up to 208 segments directly, the LC75829PE and LC75829PW can also control up to 4 general-purpose output ports. Incorporation of an oscillation circuit helps to reduce the number of external resistors and capacitors required.

Features

• Support for 1/4-duty 1/3-bias or 1/3-duty 1/3-bias drive techniques under serial data control.

When 1/4-duty: Capable of driving up to 208 segments When 1/3-duty: Capable of driving up to 159 segments

- Serial data input supports CCB* format communication with the system controller. (Support 3.3 V and 5 V operation)
- Serial data control of the power-saving mode based backup function and the all segments forced off function.
- Serial data control of switching between the segment output port and general-purpose output port function.
 - (Support for up to 4 general-purpose output ports)
- Support for clock output function of 1ch.
- Serial data control of the frame frequency of the common and segment output waveforms.
- Serial data control of switching between the internal oscillator operating mode and external clock operating mode.
- High generality, since display data is displayed directly without the intervention of a decoder circuit.
- The INH pin allows the display to be forced to the off state.
- Incorporation of an oscillator circuit. (Incorporation of resistor and capacitor for an oscillation)

ORDERING INFORMATION

See detailed ordering and shipping information on page 23 of this data sheet.

^{*} Computer Control Bus (CCB) is an ON Semiconductor's original bus format and the bus addresses are controlled by ON Semiconductor.

Specifications

Absolute Maximum Ratings at Ta = 25°C, V_{SS} = 0 V

Parameter	Symbol	Conditions	Ratings	Unit
Maximum supply voltage	V _{DD} max	V _{DD}	-0.3 to +6.5	V
Input voltage	V _{IN} 1	CE, CL, DI, INH	-0.3 to +6.5	
	V _{IN} 2	OSCI, V _{DD} 1, V _{DD} 2	-0.3 to V _{DD} +0.3	V
Output voltage	VOUT	S1 to S53, COM1 to COM4, P1 to P4	-0.3 to V _{DD} +0.3	V
Output current	IOUT1	S1 to S52	300	μΑ
	I _{OUT} 2	COM1 to COM4, S53	3	A
	IOUT3	P1 to P4	5	mA
Allowable power dissipation	Pd max	Ta = 85°C	200	mW
Operating temperature	Topr		-40 to +85	°C
Storage temperature	Tstg		-55 to +125	°C

Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

Allowable Operating Ranges at Ta = -40 to +85°C, $V_{SS} = 0$ V


Doromotor	Cumbal	Conditions		Ratings			l lait
Parameter	Symbol		Conditions	min	typ	max	Unit
Supply voltage	V_{DD}	V_{DD}		4.5		6.0	V
Input voltage	V _{DD} 1	V _{DD} 1			2/3V _{DD}	V_{DD}	V
	V_{DD}^2	V _{DD} 2			1/3V _{DD}	V_{DD}	V
Input high-level voltage	V _{IH} 1	CE, CL, DI, IN	H	0.4V _{DD}		6.0	V
	V _{IH} 2	OSCI: Externa	I clock operating mode	0.4V _{DD}		V_{DD}	V
Input low-level voltage	V _{IL} 1	CE, CL, DI, IN	H	0		0.2V _{DD}	V
	V _{IL} 2	OSCI: Externa	I clock operating mode	0		0.2V _{DD}	V
External clock operating frequency	fCK	OSCI: Externa	10	300	600	kHz	
External clock duty cycle	DCK	OSCI: External clock operating mode [Figure 4]		30	50	70	%
Data setup time	tds	CL, DI	[Figure 2] [Figure 3]	160			ns
Data hold time	tdh	CL, DI	[Figure 2] [Figure 3]	160			ns
CE wait time	tcp	CE, CL	[Figure 2] [Figure 3]	160			ns
CE setup time	tcs	CE, CL	[Figure 2] [Figure 3]	160			ns
CE hold time	tch	CE, CL	[Figure 2] [Figure 3]	160			ns
High-level clock pulse width	tφH	CL [Figure 2] [Figure 3]		160			ns
Low-level clock pulse width	tφL	CL [Figure 2] [Figure 3]		160			ns
Rise time	tr	CE, CL, DI	[Figure 2] [Figure 3]		160		ns
Fall time	tf	CE, CL, DI	[Figure 2] [Figure 3]		160		ns
INH switching time	tc	ĪNH, CE	[Figure 5] [Figure 6]	10			μS

Functional operation above the stresses listed in the Recommended Operating Ranges is not implied. Extended exposure to stresses beyond the Recommended Operating Ranges limits may affect device reliability.

Electrical Characteristics for the Allowable Operating Ranges

Parameter	Symbol	Pin	Conditions		Ratings		Unit
Parameter	Symbol	Pin	Conditions	min typ		max	Unit
Hysteresis	٧H	CE, CL, DI, INH			0.03V _{DD}		V
Input high-level	I _{IH} 1	CE, CL, DI, INH	V _I = 6.0 V			5.0	
current	I _{IH} 2	OSCI	V _I = V _{DD} : External clock operating mode			5.0	μΑ
Input low-level	I _{IL} 1	CE, CL, DI, INH	V _I = 0 V	-5.0			
current	I _{IL} 2	OSCI	V _I = 0 V: External clock operating mode	-5.0			μА
Output high-level voltage	V _{OH} 1	S1 to S53	I _O = -20 μA	V _{DD} -0.9			
	V _{OH} 2	COM1 to COM4	I _O = -100 μA	V _{DD} -0.9			٧
	VOH3	P1 to P4	I _O = -1 mA	V _{DD} -0.9			
Output low-level	V _{OL} 1	S1 to S53	I _O = 20 μA			0.9	
voltage	V _{OL} 2	COM1 to COM4	ΙΟ = 100 μΑ			0.9	٧
	V _{OL} 3	P1 to P4	I _O = 1 mA			0.9	
Output middle- level	V _{MID} 1	S1 to S53	$1/3$ bias $I_O = \pm 20 \mu A$	2/3V _{DD} -0.9		2/3V _{DD} +0.9	
voltage *1	V _{MID} 2	S1 to S53	$1/3$ bias $I_O = \pm 20 \mu A$	1/3V _{DD} -0.9		1/3V _{DD} +0.9	V
	V _{MID} 3	COM1 to COM4	1/3 bias I _O = ±100 μA	2/3V _{DD} -0.9		2/3V _{DD} +0.9	V
	V _{MID} 4	COM1 to COM4	1/3 bias $I_O = \pm 100 \mu A$	1/3V _{DD} -0.9		1/3V _{DD} +0.9	
Oscillator frequency	fosc	Internal oscillator circuit	Internal oscillator operating mode	240	300	360	kHz
Current drain	I _{DD} 1	V_{DD}	Power-saving mode			100	
	I _{DD} 2	V _{DD}	V _{DD} = 6.0 V Output open Internal oscillator operating mode		800	1600	
	IDD3	VDD	VDD = 6.0 V Output open External clock operating mode fCK = 300 kHz VIH2 = 0.5VDD VIL2 = 0.1VDD		800	1600	μА


Note: *1 Excluding the bias voltage generation divider resistors built in the $V_{DD}1$ and $V_{DD}2$. (See Figure 1.)




[Figure 1]

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

1. When CL is stopped at the low level




2. When CL is stopped at the high level



[Figure 3]

3. OSCI pin clock timing in external clock operating mode



[Figure 4]


Package Dimensions


unit: mm


[LC75829PE]

PQFP64 14x14 / QIP64E


CASE 122BP ISSUE A








SOLDERING FOOTPRINT*



NOTE: The measurements are not to guarantee but for reference only.

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code

Y = Year

M = Month

DDD = Additional Traceability Data

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present.


Package Dimensions


unit: mm

[LC75829PW]


SPQFP64 10x10 / SQFP64

CASE 131AK ISSUE A






SOLDERING FOOTPRINT*




GENERIC MARKING DIAGRAM*



XXXXX = Specific Device Code Y = Year

DD = Additional Traceability Data



XXXXX = Specific Device Code Y = Year

 $\mathsf{M} = \mathsf{Month}$


DDD = Additional Traceability Data

*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present.


NOTE: The measurements are not to guarantee but for reference only.

*For additional information on our Pb-Free strategy and soldering details, please download the ON Semiconductor Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

Pin Assignment



Block Diagram



Pin Functions


Pili Fullcuoi					Handling
Symbol	Pin No.	Function	Active	I/O	when unused
S1/P1 to S4/P4 S5 to S50 S52	1 to 4 5 to 50 55	Segment outputs for displaying the display data transferred by serial data input. The S1/P1 to S4/P4 pins can be used as general-purpose output ports under serial data control.	-	0	OPEN
COM1 to COM3 COM4/S51	54 to 52 51	Common driver outputs The frame frequency is fo[Hz]. The COM4/S51 pin can be used as a segment output in 1/3 duty.	-	0	OPEN
S53/OSCI	60	Segment output. This pin can also be used as the external clock input pin when the external clock operating mode is selected by control data.	-	I/O	OPEN
CE	62	Serial data transfer inputs. Must be connected to the controller.	Н	ı	
CL	63	CE: Chip enable		ı	GND
DI	64	CL: Synchronization clock DI: Transfer data	-	ı	
ĪNH	61	Display off control input INH = low (VSS)Display forced off S1/P1 to S4/P4 = low (VSS) (These pins are forcibly set to the general-purpose output port function and held at the VSS level.) S9 to S50, S52=low (VSS) COM1 to COM3=low (VSS) COM4/S51=low (VSS) S53/OSCI=low (VSS) (This pin is forcibly set to the segment output port function and held at the VSS level.) Stops the internal oscillator. Inhibits external clock input. INH = high (VDD)Display on Enables the internal oscillator circuit. (Internal oscillator operating mode) Enables external clock input. (External clock operating mode) However, serial data transfer is possible when the display is forced off.	L	ı	GND
V _{DD} 1	57	Used to apply the LCD drive 2/3 bias voltage externally.	-	ı	OPEN
V _{DD} 2	58	Used to apply the LCD drive 1/3 bias voltage externally.	-	ı	OPEN
V _{DD}	56	Power supply pin. A power voltage of 4.5 to 6.0V must be applied to this pin.		-	-
V _{SS}	59	Ground pin. Must be connected to ground.	-	-	-

Serial Data Input

CCB address -


8 bits

- 1. 1/4 duty
 - (1) When CL is stopped at the low level



Display data

52 bits




<nn> >

2 bits


Fixed data

18 bits



Note: DD is the direction data.

(2) When CL is stopped at the high level



2. 1/3 duty (1) When CL is stopped at the low level XD47XD48XD49XD50XD51XD52XD53XD54X O X O XP\$10XP\$11XEXFXPOXP1XP2XDTXDNXFC0XFC1XFC2XOCXSC (1,0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0) (0)B0 B1 B2 B3 A0 A1 A2 A3 - CCB address -Display data Control data ←DD> 8 bits 54 bits 16 bits 2 bits 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 0 \ 1 \ 0 B0 B1 B2 B3 A0 A1 A2 A3 - CCB address -Display data Fixed data ≼DD> 8 bits 54 bits 16 bits 2 bits

Fixed data

19 bits

2 bits

Note: DD is the direction data.

B0 B1 B2 B3 A0 A1 A2 A3


← CCB address →

8 bits

Display data

51 bits

(2) When CL is stopped at the high level




Note: DD is the direction data.

• CCB	address	 "41H"


- D1 to D159 Display data
- PS10, PS11 General-purpose output port (P1) function setting control data
- EXF External clock operating frequency setting control data
- P0 to P2 Segment output port/general-purpose output port switching control data
- DN S52 pin and S53/OSCI pin state setting control data
- FC0 to FC2 Common/segment output waveform frame frequency control data
- OC Internal oscillator operating mode/external clock operating mode switching control data
- SC Segment on/off control data
- BU Normal mode/power-saving mode control data

Serial Data Transfer Example


- 1. 1/4 duty
 - When 153 or more segments are used All 288 bits of serial data must be sent.




• When fewer than 153 segments are used
Either 72, 144, or 216 bits of serial data must be sent, depending on the number of segments to be used.
However, the serial data shown below (the D1 to D52 display data and the control data) must always be sent.



- 2. 1/3 duty
 - When 109 or more segments are used All 216 bits of serial data must be sent.



• When fewer than 109 segments are used
Either 72, or 144 bits of serial data must be sent, depending on the number of segments to be used.
However, the serial data shown below (the D1 to D54 display data and the control data) must always be sent.



Control Data Functions

(1) PS10 and PS11 ... General-purpose output port (P1) function setting control data

These control data bits set the clock output or general-purpose output function (High or low level output) of the P1

output pin.

PS10	PS11	General-purpose output port (P1) function
0	0	General-purpose output function (High or low level output)
1	0	Clock output function (Clock frequency : fosc/2, f _{CK} /2)
0	1	Clock output function (Clock frequency : fosc/8, f _{CK} /8)

Note: When is setting (PS10, PS11)=(1,1), the P1 output pin selects the general-purpose output function (High or low level output).

(2) EXF ... External clock operating frequency setting control data

This control data sets the operating frequency of the external clock which input into the OSCI pin, when the external clock operating mode (OC="1") is set. However, this data is effective only when external clock operating mode (OC= "1") is set.

EXF	External clock operating frequency fCK[kHz]
0	f _{CK} 1=300[kHz]typ
1	f _{CK} 2=38[kHz]typ

(3) P0 to P2 ... Segment output port/general-purpose output port switching control data

These control data bits switch the segment output port/general-purpose output port functions of the S1/P1 to S4/P4

output pins.

Control data			Output pin state			
P0	P1	P2	S1/P1	S2/P2	S3/P3	S4/P4
0	0	0	S1	S2	S3	S4
0	0	1	P1	S2	S3	S4
0	1	0	P1	P2	S3	S4
0	1	1	P1	P2	P3	S4
1	0	0	P1	P2	P3	P4

Note: Sn (n=1 to 4): Segment output ports

Pn (n=1 to 4): General-purpose output ports

Note: When are setting (P0,P1,P2)=(1,0,1), (1,1,0), and (1,1,1), the all P1/S1 to P4/S4 output pins selects the segment output port.

The table below lists the correspondence between the display data and the output pins when these pins are selected

to be general-purpose output ports.

0	Correspondence display data			
Output pin	1/4 duty	1/3 duty		
S1/P1	D1	D1		
S2/P2	D5	D4		
S3/P3	D9	D7		
S4/P4	D13	D10		

For example, if the circuit is operated in 1/4 duty and the S4/P4 output pin is selected to be a general-purpose output port, the S4/P4 output pin will output a high level (VDD) when the display data D13 is 1, and will output a low level (VSS) when D13 is 0.

(4) DT ... 1/4-duty 1/3-bias drive or 1/3-duty 1/3-bias drive switching control data

This control data bit selects either 1/4-duty 1/3-bias drive or 1/3-duty 1/3-bias drive.

DT	Drive scheme	The COM4/S51 pin state
0	1/4-duty 1/3-bias drive	COM4
1	1/3-duty 1/3-bias drive	S51

Note: COM4: Common output S51 : Segment output

(5) DN ... S52 pin and S53/OSCI pin state setting control data

This control data bit sets state of the S52 pin and the S53/OSCI pin.

DNI	Number of dis	play segments	Pin :	state
DN	1/4 duty	1/3 duty	S52	S53/OSCI
0	Up to 200 segments	Up to 153 segments	"L" (V _{SS})	"L" (V _{SS})/OSCI
1	Up to 208 segments	Up to 159 segments	S52	S53/OSCI

Note: "L" (VSS) : Low (VSS) level output

S52 : Segment output

"L" (VSS)/OSCI: Low (VSS) level output in internal oscillator operating mode (OC=0)

: External clock input in external clock operating mode (OC=1)

S53/OSCI : Segment output in internal oscillator operating mode (OC=0)

External clock input in external clock operating mode (OC=1)

(6) FC0 to FC2 ... Common/segment output waveform fram frequency control data

These control data bits set the frame frequency of the common and segment output waveforms.

(Control data		Frame frequency fo[Hz]				
FC0	FC1	FC2	Internal oscillator operating mode (The control data OC is 0, fosc=300[kHz]typ)	External clock operating mode (The control data OC is 1 and EXF is 0, f _{CK} 1=300[kHz]typ)	External clock operating mode (The control data OC is 1 and EXF is 1, f _{CK} 2=38[kHz]typ)		
0	0	0	fosc/6144	f _{CK} 1/6144	f _{CK} 2/768		
0	0	1	fosc/4608	f _{CK} 1/4608	f _{CK} 2/576		
0	1	0	fosc/3072	f _{CK} 1/3072	f _{CK} 2/384		
0	1	1	fosc/2304	f _{CK} 1/2304	f _{CK} 2/288		
1	0	0	fosc/1536	f _{CK} 1/1536	f _{CK} 2/192		
1	0	1	fosc/1152	f _{CK} 1/1152	f _{CK} 2/144		
1	1	0	fosc/768	f _{CK} 1/768	f _{CK} 2/96		

Note: When is setting (FC0,FC1,FC2)=(1,1,1), the frame frequency is same as frame frequency at the time of the (FC0,FC1,FC2)=(0,1,0) setting (fosc/3072, f_{CK}1/3072, f_{CK}2/384).

(7) OC ... Internal oscillator operating mode/external clock operating mode switching control data

This control data bit selects either the internal oscillator operating mode or external clock operating mode.

ОС	Fundamental clock operating mode	I/O pin (S53/OSCI) state	
0	Internal oscillator operating mode	S53	
1	External clock operating mode	OSCI	

Note: S53: Segment output

OSCI: External clock input

(8) SC ... Segment on/off control data

This control data bit controls the on/off state of the segments.

SC	Display state
0	On
1	Off

Note that when the segments are turned off by setting SC to 1, the segments are turned off by outputting segment off waveforms from the segment output pins.

(9) BU ... Normal mode/power-saving mode control data

This control data bit selects either normal mode or power-saving mode.

BU	Mode
0	Normal mode
1	Power saving mode In this mode, the internal oscillator circuit stops oscillation (the S53/OSCI pin is configured for segment output) if the IC is in the internal oscillator operating mode (OC=0) and the IC stops receiving external clock signals (the S53/OSCI pin is configured for external clock input) if the IC is in the external clock operating mode (OC=1). The common and segment output pins go to the VSS level. However, the S1/P1 to S4/P4 output pins can be used as general-purpose output ports under the control of the data bits P0 to P2. (The general-purpose output port P1 can not be used as clock output).

Display Data and Output Pin Correspondence (1/4 Duty)

		. •								
Output pin	COM1	COM2	COM3	COM4		Output pin	COM1	COM2	COM3	COM4
S1/P1	D1	D2	D3	D4		S27	D105	D106	D107	D108
S2/P2	D5	D6	D7	D8		S28	D109	D110	D111	D112
S3/P3	D9	D10	D11	D12	Ĭ	S29	D113	D114	D115	D116
S4/P4	D13	D14	D15	D16		S30	D117	D118	D119	D120
S5	D17	D18	D19	D20		S31	D121	D122	D123	D124
S6	D21	D22	D23	D24	Ĭ	S32	D125	D126	D127	D128
S7	D25	D26	D27	D28	Ĭ	S33	D129	D130	D131	D132
S8	D29	D30	D31	D32		S34	D133	D134	D135	D136
S9	D33	D34	D35	D36	Ĭ	S35	D137	D138	D139	D140
S10	D37	D38	D39	D40		S36	D141	D142	D143	D144
S11	D41	D42	D43	D44		S37	D145	D146	D147	D148
S12	D45	D46	D47	D48	Ĭ	S38	D149	D150	D151	D152
S13	D49	D50	D51	D52		S39	D153	D154	D155	D156
S14	D53	D54	D55	D56		\$40	D157	D158	D159	D160
S15	D57	D58	D59	D60	Ĭ	S41	D161	D162	D163	D164
S16	D61	D62	D63	D64		S42	D165	D166	D167	D168
S17	D65	D66	D67	D68		S43	D169	D170	D171	D172
S18	D69	D70	D71	D72		S44	D173	D174	D175	D176
S19	D73	D74	D75	D76		S45	D177	D178	D179	D180
S20	D77	D78	D79	D80		S46	D181	D182	D183	D184
S21	D81	D82	D83	D84		S47	D185	D186	D187	D188
S22	D85	D86	D87	D88		S48	D189	D190	D191	D192
S23	D89	D90	D91	D92		S49	D193	D194	D195	D196
S24	D93	D94	D95	D96		S50	D197	D198	D199	D200
S25	D97	D98	D99	D100		S52	D201	D202	D203	D204
S26	D101	D102	D103	D104		S53/OSCI	D205	D206	D207	D208
						1.050/0.07		0: 1		

Note: This table assumes that pins S1/P1 to S4/P4 and S53/OSCI are configured for segment output.

For example, the table below lists the output states for the S21 output pin.

Display data			Output pin (COA) state	
D81	D82	D83	D84	Output pin (S21) state
0	0	0	0	The LCD segments corresponding to COM1, COM2, COM3, and COM4 are off.
0	0	0	1	The LCD segment corresponding to COM4 is on.
0	0	1	0	The LCD segment corresponding to COM3 is on.
0	0	1	1	The LCD segments corresponding to COM3 and COM4 are on.
0	1	0	0	The LCD segment corresponding to COM2 is on.
0	1	0	1	The LCD segments corresponding to COM2 and COM4 are on.
0	1	1	0	The LCD segments corresponding to COM2 and COM3 are on.
0	1	1	1	The LCD segments corresponding to COM2, COM3, and COM4 are on.
1	0	0	0	The LCD segment corresponding to COM1 is on.
1	0	0	1	The LCD segments corresponding to COM1 and COM4 are on.
1	0	1	0	The LCD segments corresponding to COM1 and COM3 are on.
1	0	1	1	The LCD segments corresponding to COM1, COM3, and COM4 are on.
1	1	0	0	The LCD segments corresponding to COM1 and COM2 are on.
1	1	0	1	The LCD segments corresponding to COM1, COM2, and COM4 are on.
1	1	1	0	The LCD segments corresponding to COM1, COM2, and COM3 are on.
1	1	1	1	The LCD segments corresponding to COM1, COM2, COM3, and COM4 are on.

Display Data and Output Pin Correspondence (1/3 Duty)

Display Data and Output Pin Correspond							
Output pin	COM1	COM2	COM3				
S1/P1	D1	D2	D3				
S2/P2	D4	D5	D6				
S3/P3	D7	D8	D9				
S4/P4	D10	D11	D12				
S5	D13	D14	D15				
S6	D16	D17	D18				
S7	D19	D20	D21				
S8	D22	D23	D24				
S9	D25	D26	D27				
S10	D28	D29	D30				
S11	D31	D32	D33				
S12	D34	D35	D36				
S13	D37	D38	D39				
S14	D40	D41	D42				
S15	D43	D44	D45				
S16	D46	D47	D48				
S17	D49	D50	D51				
S18	D52	D53	D54				
S19	D55	D56	D57				
S20	D58	D59	D60				
S21	D61	D62	D63				
S22	D64	D65	D66				
S23	D67	D68	D69				
S24	D70	D71	D72				
S25	D73	D74	D75				
S26	D76	D77	D78				
S27	D79	D80	D81				


Output pin	COM1	COM2	СОМЗ
S28	D82	D83	D84
S29	D85	D86	D87
S30	D88	D89	D90
S31	D91	D92	D93
S32	D94	D95	D96
S33	D97	D98	D99
S34	D100	D101	D102
S35	D103	D104	D105
S36	D106	D107	D108
S37	D109	D110	D111
S38	D112	D113	D114
S39	D115	D116	D117
S40	D118	D119	D120
S41	D121	D122	D123
S42	D124	D125	D126
S43	D127	D128	D129
S44	D130	D131	D132
S45	D133	D134	D135
S46	D136	D137	D138
S47	D139	D140	D141
S48	D142	D143	D144
S49	D145	D146	D147
S50	D148	D149	D150
S51/COM4	D151	D152	D153
S52	D154	D155	D156
S53/OSCI	D157	D158	D159

Note: This table assumes that pins S1/P1 to S4/P4, S51/COM4, and S53/OSCI are configured for segment output.

For example, the table below lists the output states for the S21 output pin.

Display data			0 + + + (004) + +	
D61	D62	D63	Output pin (S21) state	
0	0	0	The LCD segments corresponding to COM1, COM2, and COM3 are off.	
0	0	1	The LCD segment corresponding to COM3 is on.	
0	1	0	The LCD segment corresponding to COM2 is on.	
0	1	1	The LCD segments corresponding to COM2 and COM3 are on.	
1	0	0	The LCD segment corresponding to COM1 is on.	
1	0	1	The LCD segments corresponding to COM1 and COM3 are on.	
1	1	0	The LCD segments corresponding to COM1 and COM2 are on.	
1	1	1	The LCD segments corresponding to COM1, COM2, and COM3 are on.	


Output Waveforms (1/4-Duty 1/3-Bias Drive Scheme)



C	Control dat	ta	Frame frequency fo[Hz]			
FC0	FC1	FC2	Internal oscillator operating mode (The control data OC is 0, fosc=300[kHz]typ)	External clock operating mode (The control data OC is 1 and EXF is 0, f _{CK} 1=300[kHz]typ)	External clock operating mode (The control data OC is 1 and EXF is 1, f _{CK} 2=38[kHz]typ)	
0	0	0	fosc/6144	f _{CK} 1/6144	f _{CK} 2/768	
0	0	1	fosc/4608	f _{CK} 1/4608	f _{CK} 2/576	
0	1	0	fosc/3072	f _{CK} 1/3072	f _{CK} 2/384	
0	1	1	fosc/2304	f _{CK} 1/2304	f _{CK} 2/288	
1	0	0	fosc/1536	f _{CK} 1/1536	f _{CK} 2/192	
1	0	1	fosc/1152	f _{CK} 1/1152	f _{CK} 2/144	
1	1	0	fosc/768	f _{CK} 1/768	f _{CK} 2/96	

Note: When is setting (FC0,FC1,FC2)=(1,1,1), the frame frequency is same as frame frequency at the time of the (FC0,FC1,FC2)=(0,1,0) setting (fosc/3072, $f_{CK}1/3072$, $f_{CK}2/384$).

Output waveforms (1/3-Duty 1/3-Bias Drive Scheme)




C	Control dat	ta	Frame frequency fo[Hz]			
FC0	FC1	FC2	Internal oscillator operating mode (The control data OC is 0, fosc=300[kHz]typ)	External clock operating mode (The control data OC is 1 and EXF is 0, f _{CK} 1=300[kHz]typ)	External clock operating mode (The control data OC is 1 and EXF is 1, f _{CK} 2=38[kHz]typ)	
0	0	0	fosc/6144	f _{CK} 1/6144	f _{CK} 2/768	
0	0	1	fosc/4608	f _{CK} 1/4608	f _{CK} 2/576	
0	1	0	fosc/3072	f _{CK} 1/3072	f _{CK} 2/384	
0	1	1	fosc/2304	f _{CK} 1/2304	f _{CK} 2/288	
1	0	0	fosc/1536	f _{CK} 1/1536	f _{CK} 2/192	
1	0	1	fosc/1152	f _{CK} 1/1152	f _{CK} 2/144	
1	1	0	fosc/768	f _{CK} 1/768	f _{CK} 2/96	

Note: When is setting (FC0,FC1,FC2)=(1,1,1), the frame frequency is same as frame frequency at the time of the (FC0,FC1,FC2)=(0,1,0) setting (fosc/3072, $f_{CK}1/3072$, $f_{CK}2/384$).

Display Control and the INH Pin

Since the LSI internal data (1/4 duty: the display data D1 to D208 and the control data, 1/3 duty: the display data D1 to D159 and the control data) is undefined when power is first applied, applications should set the INH pin low at the same time as power is applied to turn off the display (This sets the S1/P1 to S4/P4, S5 to S50, COM1 to COM3, COM4/S51, S52, and S53/OSCI pins to the VSS level.) and during this period send serial data from the controller. The controller should then set the INH pin high after the data transfer has completed. This procedure prevents meaningless display at power on.

(See Figure 5 and Figure 6.)




Notes on Controller Transfer of Display Data

When using the LC75829 in 1/4 duty, applications transfer the display data (D1 to D208) in four operations, and in 1/3 duty, they transfer the display data (D1 to D159) in three operations. In either case, applications should transfer all of the display data within 30 ms to maintain the quality of displayed image.

S53/OSCI Pin Peripheral Circuit


(1) Internal oscillator operating mode (control data OC = 0)

Connect the S53/OSCI pin to the LCD panel when the internal oscillator operating mode is selected.



(2) External clock operating mode (control data OC = 1)


When the external clock operating mode is selected, insert a current protection resistor Rg (2.2 to 22 k Ω) between the S53/OSCI pin and external clock output pin (external oscillator). Determine the value of the resistance according to the allowable current value at the external clock output pin. Also make sure that the waveform of the external clock is not heavily distorted.




Note: Allowable current value at external clock output pin $> \frac{V_{DD}}{Rg}$

(3) Unused pin treatment


When the S53/OSCI pin is not to be used, select the internal oscillator operating mode (setting control data OC to 0) to keep the pin open.





- *2 The pins to be connected to the controller (CE, CL, DI, $\overline{\text{INH}}$) can handle 3.3 V or 5 V.
- *3 Connect the S53/OSCI pin to the LCD panel in the internal oscillator operating mode and insert a current protection resistor Rg (2.2 to 22 k Ω) between the S53/OSCI pin and external clock output pin (external oscillator) in the external clock operating mode (see "S53/OSCI Pin Peripheral Circuit").

Sample Application Circuit 2



- *2 The pins to be connected to the controller (CE, CL, DI, $\overline{\text{INH}}$) can handle 3.3 V or 5 V.
- *3 Connect the S53/OSCI pin to the LCD panel in the internal oscillator operating mode and insert a current protection resistor Rg (2.2 to 22 k Ω) between the S53/OSCI pin and external clock output pin (external oscillator) in the external clock operating mode (see "S53/OSCI Pin Peripheral Circuit").

ORDERING INFORMATION

Device	Package	Shipping (Qty / Packing)
LC75829PE-H	PQFP64 14x14 / QIP64E (Pb-Free / Halogen Free)	300 / Tray Foam
LC75829PEH-H	PQFP64 14x14 / QIP64E (Pb-Free / Halogen Free)	60 / Tray Foam
LC75829PEH-TLA-H	PQFP64 14x14 / QIP64E (Pb-Free / Halogen Free)	500 / Tape & Reel
LC75829PW-H	SPQFP64 10x10 / SQFP64 (Pb-Free / Halogen Free)	800 / Tray JEDEC
LC75829PWH-H	SPQFP64 10x10 / SQFP64 (Pb-Free / Halogen Free)	50 / Tray Foam

[†] For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D. http://www.onsemi.com/pub_link/Collateral/BRD8011-D.PDF

ON Semiconductor and the ON Semiconductor logo are trademarks of Semiconductor Components Industries, LLC dba ON Semiconductor or its subsidiaries in the United States and/or other countries. ON Semiconductor owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of ON Semiconductor's product/patent coverage may be accessed at www.onsemi.com/site/pdf/Patent-Marking.pdf. ON Semiconductor reserves the right to make changes without further notice to any products herein. ON Semiconductor makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does ON Semiconductor assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using ON Semiconductor products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by ON Semiconductor. "Typical" parameters which may be provided in ON Semiconductor data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. ON Semiconductor does not convey any license under its patent rights nor the rights of others. ON Semiconductor products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA Class 3 medical devices or medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase or use ON Semiconductor products for any such unintended or unauthorized application, Buyer shall indemnify and hold ON Semiconductor and its officer