







SBOS817C -JUNE 2017-REVISED OCTOBER 2017

TLV6741

TLV6741 10-MHz, Low Broadband Noise, RRO, Operational Amplifier

1 Features

Texas

- Low Broadband Noise: 3.7 nV/√Hz
- Gain Bandwidth: 10 MHz


Instruments

- Low Input Bias Current: 10 pA
- Low Offset Voltage: 0.15 mV
- Rail-to-Rail Output
- Unity-Gain Stable
- Low I_Ω: 890 µA/ch
- Microsize Package: SC70 (DCK)
- Wide Supply Range: 2.25 V to 5.5 V
- ESD Protection: ±3000 V (HBM)

2 Applications

- Portable Hard Disk Drives
- Wearable Consumer Applications
- Photodiode Amplifiers
- ADC Input-Driver Amplifiers
- Precision Sensor Front-Ends
- Wireless Metering
- Handheld Test Equipment
- Test and Measurement Equipment
- Active Filters

TLV6741 in a Low-Pass Filter Application



Copyright © 2017, Texas Instruments Incorporated

3 Description

The TLV6741 operational amplifier (op amp) is a general-purpose CMOS op amp that provides low noise of 3.7 nV/ \sqrt{Hz} and a wide bandwidth of 10 MHz. The low noise and wide bandwidth make the TLV6741 device attractive for a variety of precision applications that require a good balance between cost and performance. Additionally, the input bias current of the TLV6741 supports applications with high source impedance.

The robust design of the TLV6741 provides ease-ofuse to the circuit designer due to its unity-gain stability, integrated RFI/EMI rejection filter, no phase reversal in overdrive conditions and high electrostatic discharge (ESD) protection (1-kV HBM). Additionally, the resistive open-loop output impedance makes it easy to stabilize with much higher capacitive loads.

This op amp is optimized for low-voltage operation as low as 2.25 V (\pm 1.125 V) and up to 5.5 V (\pm 2.75 V), and is specified over the temperature range of –40°C to +125°C.


The single-channel TLV6741 is available in a small-size SC70-5 package.

Device Information ⁽¹⁾

PART NUMBER	PACKAGE	BODY SIZE (NOM)
TLV6741	SC70 (5)	2.00 mm × 1.25 mm

 For all available packages, see the orderable addendum at the end of the data sheet.

Noise Spectral Density vs Frequency



2

Table of Contents

1	Feat	tures 1										
2	Applications											
3	Description 1											
4	Revision History 2											
5	Pin	Configuration and Functions 3										
6	Spe	cifications 4										
	6.1	Absolute Maximum Ratings 4										
	6.2	ESD Ratings 4										
	6.3	Recommended Operating Conditions 4										
	6.4	Thermal Information 4										
	6.5	Electrical Characteristics5										
	6.6	Typical Characteristics 7										
7	Deta	ailed Description 14										
	7.1	Overview 14										
	7.2	Functional Block Diagram 14										
	7.3	Feature Description 14										
	7.4	Device Functional Modes 15										

8	Арр	lication and Implementation	16
	8.1	Application Information	16
	8.2		/ith
9	Pow	er Supply Recommendations	19
10	Lay	out	19
	10.1	Layout Guidelines	19
	10.2	Layout Example	20
11	Dev	ice and Documentation Support	21
	11.1	Device Support	21
	11.2	Receiving Notification of Documentation Updates	21
	11.3	Community Resource	21
	11.4	Trademarks	21
	11.5	Electrostatic Discharge Caution	21
	11.6	Glossary	21
12		hanical, Packaging, and Orderable mation	21

4 Revision History

NOTE: Page numbers for previous revisions may differ from page numbers in the current version.

Changes from Revision B (October 2017) to Revision C

•	Changed total supply voltage total from 5 V to 5.5 V in <i>Electrical Characteristics</i> condition statement	. 5
•	Added test conditions to input offset voltage parameter in <i>Electrical Characteristics</i> table	. 5
•	Deleted "V _S = 2.25 V to 5.5 V " test conditions for common-mode rejection ratio parameter in <i>Electrical Characteristics</i>	5
•	Changed typical input current noise density value from 2 fA/vHz to 26 fA/vHz	. 5
•	Added Table 1	. 6
•	Deleted " $C_L = 0$ " test condition from Figure 25 and Figure 26, Figure 27 and Figure 28	11
•	Changed voltage step from 5 V to 2 V in Figure 32	12

Changes from Revision A (September 2017) to Revision B

Changed Human-body model (HBM) value from: ±1000 to: ±3000 and Charged-device model (CDM) value from:

Changes from Original (June 2017) to Revision A Page




www.ti.com

Page

Page



5 Pin Configuration and Functions



Pin Functions

PIN		I/O	DESCRIPTION			
NAME	NO.	1/0				
+IN	1	I	Noninverting input			
-IN	3	I	Inverting input			
OUT	4	0	Output			
V+	5	—	ositive (highest) supply			
V–	2	—	Negative (lowest) supply			

6 Specifications

6.1 Absolute Maximum Ratings

over operating free-air temperature range, unless otherwise noted

			MIN	MAX	UNIT	
Supply voltage, Vs	3			6	V	
	Valtage	Common-mode	(V–) – 0.5	(V+) + 0.5	M	
Signal input terminals	Voltage	Differential		(V+) - (V-) + 0.2	V	
terminals	Current	Common-mode (V-) - 0.5 (V+) + 0.5 Differential (V+) - (V-) + 0.2 -10 10 m -10 10 m -40 125 0	mA			
Output short-circuit	it		Con	tinuous	mA	
Operating tempera	ature, T _A			125	°C	
Storage temperatu	ure, T _{stg}		-65	150	°C	

6.2 ESD Ratings

			VALUE	UNIT
		Human-body model (HBM), per ANSI/ESDA/JEDEC JS-001 ⁽¹⁾	±3000	
V _(ESD)	Electrostatic discharge	Charged-device model (CDM), per JEDEC specification JESD22-C101 $^{\rm (2)}$	±1000	V

(1) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.

(2) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

6.3 Recommended Operating Conditions

over operating free-air temperature range (unless otherwise noted)

		MIN	MAX	UNIT
Vs	Supply voltage	2.25 (±1.125)	5.5 (±2.75)	V
T _A	Ambient operating temperature	-40	125	°C

6.4 Thermal Information

		TLV6741	
	THERMAL METRIC ⁽¹⁾	DCK (SC70)	UNIT
		5 PINS	
$R_{\theta JA}$	Junction-to-ambient thermal resistance	240.9	°C/W
R _{0JC(top)}	Junction-to-case (top) thermal resistance	151.7	°C/W
$R_{\theta JB}$	Junction-to-board thermal resistance	64	°C/W
ΨJT	Junction-to-top characterization parameter	34.8	°C/W
Ψјв	Junction-to-board characterization parameter	63.3	°C/W

(1) For more information about traditional and new thermal metrics, see the Semiconductor and IC Package Thermal Metrics application report.

6.5 Electrical Characteristics

at T_A = 25 °C, V_S (total supply voltage) = (V+) – (V–) = 5.5 V, R_L = 10 k Ω connected to V_S / 2, V_{CM} = V_S / 2, and V_{OUT} = V_S / 2 (unless otherwise noted)

	PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
OFFSET VOL	TAGE					
V _{OS}	Input offset voltage	$V_{S} = 5 V$		±0.15	±1	mV
dV _{OS} /dT	Input offset voltage drift	$T_{A} = -40^{\circ}C \text{ to } +125^{\circ}C$		±0.35		µV/⁰C
PSRR	Power supply rejection ratio	$V_{S} = 2.25 \text{ V to } 5.5 \text{ V}, V_{CM} = (V-)$	104	130		dB
INPUT VOLT	AGE RANGE					
V _{CM}	Common-mode voltage range		(V–)		(V+) – 1.2	V
CMRR	Common-mode rejection ratio	$(V-) < V_{CM} < (V+) - 1.2 V$	95	120		dB
INPUT BIAS	CURRENT					
I _B	Input bias current			±10		pА
I _{OS}	Input offset current			±10		pА
NOISE						
	Input voltage noise (peak-to-peak)		1.5		$\mu V_{p\text{-}p}$	
		f = 10 kHz		3.7		nV/√Hz
en	Input voltage noise density	f = 1 kHz		5		nV/√Hz
i _n	Input current noise density	f = 1 kHz		26		fA/√Hz
INPUT CAPA	CITANCE	· · · · · ·				
•	Differential			6		pF
C _{IN}	Common-mode	ode 6				
OPEN-LOOP	GAIN					
		$(V-) + 0.04 V < V_O < (V+) - 0.04 V, R_L = 10 k\Omega$		125		dB
A _{OL}	Open-loop voltage gain	$(V-) + 0.15 V < V_O < (V+) - 0.15 V, R_L = 2 k\Omega$	110	130		dB
FREQUENCY	RESPONSE	· · · · · ·				
GBW	Gain-bandwidth product	G = 1		10		MHz
	Phase margin	$G = 1, R_L = 10 \text{ k}\Omega$		55		Degrees
SR	Slew rate	G = 1		4.75		V/µs
		To 0.1%, 2-V step , G = 1		0.65		μs
ts	Settling time	To 0.01%, 2-V step , G = 1		1.2		μs
	Overload recovery time	$V_{IN} \times Gain > V_S$		0.2		μs
THD+N	Total harmonic distortion + noise	$ \begin{array}{l} V_{O}=1 \; V_{RMS}, V_{CM}=2.5 \; V, G=1, f=1 \; kHz, \\ R_{L}=10 \; k\Omega, V_{S}=5.5 \; V \end{array} $	0	.00035%		
OUTPUT		· I			1	
Vo	Voltage output swing from supply rails	$R_L = 10 \text{ k}\Omega$		8	10	mV
Z _O	Open-loop output impedance	f = 10 MHz		160		Ω
POWER SUP	PLY	· L				
	Quiescent current per	I _O = 0 mA		890		μA
l _Q	amplifier	$I_{O} = 0 \text{ mA}, T_{A} = -40^{\circ}\text{C} \text{ to } +125^{\circ}\text{C}$			1.1	mA


Table 1. Table of Graphs

DESCRIPTION	FIGURE
Offset Voltage Production Distribution	Figure 1
Offset Voltage Drift Distribution	Figure 2
Offset Voltage vs Temperature	Figure 3
Offset Voltage vs Common-Mode Voltage	Figure 4
Offset Voltage vs Common-Mode Voltage	Figure 5
Offset Voltage vs Power Supply	Figure 6
I _B and I _{OS} vs Common-Mode Voltage	Figure 7
I _B and I _{OS} vs Temperature	Figure 8
Open-Loop Gain and Phase vs Frequency	Figure 9
Closed-Loop Gain vs Frequency	Figure 10
V _O vs I Sourcing and Sinking	Figure 11
PSRR vs Frequency (Referred to Input)	Figure 12
CMRR vs Frequency (Referred to Input)	Figure 13
CMRR vs Temperature	Figure 14
0.1-Hz to 10-Hz Flicker Noise	Figure 15
Input Voltage Noise Spectral Density vs Frequency	Figure 16
THD + Noise vs Frequency	Figure 17
THD + Noise vs Frequency	Figure 18
THD + Noise vs Amplitude	Figure 19
Quiescent Current vs Supply Voltage	Figure 20
Quiescent Current vs Temperature	Figure 21
Open-Loop Gain vs Temperature	Figure 22
Open-Loop Gain vs Output Voltage	Figure 23
Open-Loop Output Impedance vs Frequency	Figure 24
Small-Signal Overshoot vs Load Capacitance	Figure 25
Small-Signal Overshoot vs Load Capacitance	Figure 26
Small-Signal Overshoot vs Load Capacitance	Figure 27
Small-Signal Overshoot vs Load Capacitance	Figure 28
No Phase Reversal	Figure 29
Overload Recovery	Figure 30
Small-Signal Step Response	Figure 31
Large Signal Step Response	Figure 32
Large Signal Settling Time (Positive)	Figure 33
Large Signal Settling Time (Negative)	Figure 34
Short-Circuit Current vs Temperature	Figure 35
Maximum Output Voltage vs Frequency	Figure 36
Electromagnetic Interference Rejection Ratio Referred to Noninverting Input (EMIRR+) vs Frequency	Figure 37
Phase Margin vs Capacitive Load	Figure 38



6.6 **Typical Characteristics**

at $T_A = 25^{\circ}C$, $V_S = 5.5$ V, $R_L = 10$ k Ω connected to V_S / 2, $V_{CM} = V_S$ / 2, and $V_{OUT} = V_S$ / 2, unless otherwise noted.




TLV6741 SBOS817C – JUNE 2017 – REVISED OCTOBER 2017

www.ti.com


Typical Characteristics (continued)

at $T_A = 25^{\circ}$ C, $V_S = 5.5$ V, $R_L = 10$ k Ω connected to V_S / 2, $V_{CM} = V_S$ / 2, and $V_{OUT} = V_S$ / 2, unless otherwise noted.





Typical Characteristics (continued)




TLV6741 SBOS817C – JUNE 2017 – REVISED OCTOBER 2017 TEXAS INSTRUMENTS

www.ti.com


Typical Characteristics (continued)


at $T_A = 25^{\circ}$ C, $V_S = 5.5$ V, $R_L = 10$ k Ω connected to V_S / 2, $V_{CM} = V_S$ / 2, and $V_{OUT} = V_S$ / 2, unless otherwise noted.





Typical Characteristics (continued)







TLV6741 SBOS817C – JUNE 2017 – REVISED OCTOBER 2017

www.ti.com

Typical Characteristics (continued)







20 너

40

60

D037

Typical Characteristics (continued)


100M

Frequency (Hz)

Figure 37. Electromagnetic Interference Rejection Ratio

Referred to Noninverting Input (EMIRR+) vs Frequency

1G



10G

D036

 $V_{S} = 1.8 V$ $V_{S} = 5.5 V$

20

Capacitive Load (pF)

Figure 38. Phase Margin vs Capacitive Load

 $V_{ICM} = V_{OCM} = V_S/2$

0

0




7 Detailed Description

7.1 Overview

The TLV6741 is a ultra low-noise, rail-to-rail output operational amplifier. The device operates from a supply voltage of 2.25 V to 5.5 V, is unity-gain stable, and is suitable for a wide range of general-purpose applications. The input common-mode voltage range includes the negative rail and allows the TLV6741 op amp to be used in most single-supply applications. Rail-to-rail output swing significantly increases dynamic range, especially in low-supply applications, and makes it suitable for many audio applications and also driving sampling analog-to-digital converters (ADCs).

7.2 Functional Block Diagram



Copyright © 2017, Texas Instruments Incorporated

7.3 Feature Description

7.3.1 THD+ Noise performance

TLV6741 operational amplifier has excellent distortion characteristics. THD + Noise is below 0.00035% (G = +1, $V_O = 1 V_{RMS}$. $V_{CM} = 2.5 V$, $V_S = 5.5 V$) throughout the audio frequency range, 20 Hz to 20 kHz, with a 10-k Ω load. The broadband noise of the TLV6741 of 3.7 nV/ \sqrt{Hz} is extremely low for a 10 MHz general purpose amplifier.

7.3.2 Operating Voltage

The TLV6741 operational amplifier is fully specified and assured for operation from 2.25 V to 5.5 V. In addition, many specifications apply from -40° C to $+125^{\circ}$ C. Power-supply pins should be bypassed with $0.1-\mu$ F ceramic capacitors.

7.3.3 Rail-to-Rail Output

Designed as a low-power, low-voltage operational amplifier, the TLV6741 delivers a robust output drive capability. A class AB output stage with common-source transistors achieves full rail-to-rail output swing capability. For resistive loads of $10-k\Omega$, the output swings to within few mV of either supply rail, regardless of the applied power-supply voltage. Different load conditions change the ability of the amplifier to swing close to the rails, see Figure 11.



Feature Description (continued)

7.3.4 Input and ESD Protection

The TLV6741 incorporates internal electrostatic discharge (ESD) protection circuits on all pins. In the case of input and output pins, this protection primarily consists of current-steering diodes connected between the input and power-supply pins. These ESD protection diodes also provide in-circuit, input overdrive protection, as long as the current is limited to 10 mA as stated in the *Absolute Maximum Ratings*. Figure 39 shows how a series input resistor may be added to the driven input to limit the input current. The added resistor contributes thermal noise at the amplifier input and its value should be kept to a minimum in noise-sensitive applications.




Figure 39. Input Current Protection

7.3.5 EMI Susceptibility and Input Filtering

Op amps vary with regard to the susceptibility of the device to electromagnetic interference (EMI). If conducted EMI enters the operational amplifier, the DC offset observed at the amplifier output may shift from its nominal value while EMI is present. This shift is a result of signal rectification associated with the internal semiconductor junctions. While all operational amplifier pin functions can be affected by EMI, the signal input pins are likely to be the most susceptible. The TLV6741 operational amplifier family incorporate an internal input low-pass filter that reduces the op amps response to EMI. Both common-mode and differential mode filtering are provided by this filter.

Texas Instruments has developed the ability to accurately measure and quantify the immunity of an operational amplifier over a broad frequency spectrum extending from 10 MHz to 6 GHz. The EMI rejection ratio (EMIRR) metric allows op amps to be directly compared by the EMI immunity. Detailed information can also be found in the application report, *EMI Rejection Ratio of Operational Amplifiers*, available for download from www.ti.com.

7.4 Device Functional Modes

The TLV6741 has a single functional mode. These devices are powered on as long as the power-supply voltage is between 2.25 V (\pm 1.125 V) and 5.5 V (\pm 2.75 V).

TEXAS INSTRUMENTS

www.ti.com

8 Application and Implementation

NOTE


Information in the following applications sections is not part of the TI component specification, and TI does not warrant its accuracy or completeness. TI's customers are responsible for determining suitability of components for their purposes. Customers should validate and test their design implementation to confirm system functionality.

8.1 Application Information

The TLV6741 features 10-MHz bandwidth and 4.75-V/ μ s slew rate with only 890- μ A of supply current per channel, providing good ac performance at very-low-power consumption. DC applications are well served with a very-low input noise voltage of 3.7 nV / \sqrt{Hz} at 10 kHz, low input bias current, and a typical input offset voltage of 0.15 mV.

8.2 Single-Supply Electret Microphone Pre-Amplifier With Speech Filter

Electret microphones are commonly used in portable electronics because of their small size, low cost, and relatively good signal-to-noise ratio (SNR). The small package size, low operating voltage and excellent AC performance of the TLV6741 make it an excellent choice for preamplifier circuits for electret microphones. The circuit shown in Figure 40 is a single-supply preamplifier circuit for electret microphones.



Copyright © 2017, Texas Instruments Incorporated

Figure 40. Microphone pre-amplifier

8.2.1 Design Requirements

The design requirements are as follows:

- Supply voltage: +3 V
- Input: 7.93 mV_{RMS} (0.63 Pa with a –38 dB SPL microphone)
- Output: 1 V_{RMS}
- Bandwidth: 300 Hz to 3 kHz

8.2.2 Detailed Design Procedure

The transfer function defining the relationship between V_{OUT} and the AC input signal is shown in Equation 1:



(5)

Single-Supply Electret Microphone Pre-Amplifier With Speech Filter (continued)

$$V_{OUT} = V_{IN_AC} \times \left(1 + \frac{R_F}{R_G}\right) \tag{1}$$

The required gain can be calculated based on the expected input signal level and desired output level as shown in Equation 2

$$G_{OPA} = \frac{V_{OUT}}{V_{IN_{-}AC}} = \frac{1V_{RMS}}{7.93mV_{RMS}} = 126\frac{V}{V}$$
(2)

Select a standard 10-k Ω feedback resistor and calculate R_G.

$$R_G = \frac{R_F}{G_{OPA} - 1} = \frac{10k\Omega}{126\frac{V}{V} - 1} = 80\Omega \rightarrow 78.7\Omega \text{ (closest standard value)}$$
(3)

To minimize the attenuation in the desired passband from 300 Hz to 3 kHz, set the upper (f_H) and lower (f_L) cutoff frequencies outside of the desired bandwidth as:

$$f_{L} = 200 \text{ Hz}$$
 (4)

and

Select C_G to set the f_L cutoff frequency using Equation 6

$$C_G = \frac{1}{2 \times \pi \times R_G \times f_L} = \frac{1}{2 \times \pi \times 78.7\Omega \times 200Hz} = 10.11\mu F \rightarrow 10\mu F \tag{6}$$

Select C_F to set the f_H cutoff frequency using Equation 7

$$C_F = \frac{1}{2 \times \pi \times R_F \times f_H} = \frac{1}{2 \times \pi \times 10k\Omega \times 5kHz} = 3.18nF \rightarrow 3.3nF \text{ (Standard Value)}$$
(7)

The input signal cutoff frequency should be set low enough such that low-frequency sound waves still pass through. Therefore select C_{IN} to achieve a 30-Hz cutoff frequency (f_{IN}) using Equation 8.

$$C_{IN} = \frac{1}{2 \times \pi \times (R_1 \parallel R_2) \times f_{IN}} = \frac{1}{2 \times \pi \times 100k\Omega \times 30Hz} = 53nF \to 68nF \text{ (Standard Value)}$$
(8)


The measured transfer function for the microphone preamplifier circuit is shown in Figure 41 and the measured THD+N performance of the microphone preamplifier circuit is shown in Figure 42

ISTRUMENTS

www.ti.com

Single-Supply Electret Microphone Pre-Amplifier With Speech Filter (continued)

8.2.3 Application Curves







9 Power Supply Recommendations

The TLV6741 device is specified for operation from 2.25 V to 5.5 V (\pm 1.125 V to \pm 2.75 V); many specifications apply from –40°C to +125°C. Place 0.1- μ F bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or high-impedance power supplies.

CAUTION

Supply voltages larger than 7 V can permanently damage the device (see the *Absolute Maximum Ratings*).

Place $0.1-\mu F$ bypass capacitors close to the power-supply pins to reduce errors coupling in from noisy or highimpedance power supplies. For more detailed information on bypass capacitor placement, see the *Layout Guidelines* section.

10 Layout

10.1 Layout Guidelines

For best operational performance of the device, use good PCB layout practices, including:

- Noise can propagate into analog circuitry through the power pins of the circuit as a whole and the operational amplifier. Bypass capacitors are used to reduce the coupled noise by providing low-impedance power sources local to the analog circuitry.
 - Connect low-ESR, 0.1-µF ceramic bypass capacitors between each supply pin and ground, placed as close to the device as possible. A single bypass capacitor from V+ to ground is applicable for singlesupply applications.
- Separate grounding for analog and digital portions of the circuitry is one of the simplest and most effective methods of noise suppression. One or more layers on multilayer PCBs are usually devoted to ground planes. A ground plane helps distribute heat and reduces EMI noise pickup. Make sure to physically separate digital and analog grounds, paying attention to the flow of the ground current. For more detailed information, see *Circuit Board Layout Techniques*.
- To reduce parasitic coupling, run the input traces as far away from the supply or output traces as possible. If these traces cannot be kept separate, crossing the sensitive trace perpendicularly is much better than crossing in parallel with the noisy trace.
- Place the external components as close to the device as possible. Keeping RF and RG close to the inverting input minimizes parasitic capacitance, as shown in Figure 43.
- Keep the length of input traces as short as possible. Always remember that the input traces are the most sensitive part of the circuit.
- Consider a driven, low-impedance guard ring around the critical traces. A guard ring can significantly reduce leakage currents from nearby traces that are at different potentials.



10.2 Layout Example




Figure 43. Operational Amplifier Board Layout for Noninverting Configuration




Figure 44. Schematic Used for Layout Example



11 Device and Documentation Support

11.1 Device Support

11.1.1 DFN Package

NOTE

The exposed leadframe die pad on the bottom of the DFN package should be connected to the most negative potential (V–).

11.1.2 Documentation Support

11.1.2.1 Related Documentation

For related documentation see the following:

- QFN/SON PCB Attachment.
- Quad Flatpack No-Lead Logic Packages.
- Circuit Board Layout Techniques.
- EMI Rejection Ratio of Operational Amplifiers.

11.2 Receiving Notification of Documentation Updates

To receive notification of documentation updates, navigate to the device product folder on ti.com. In the upper right corner, click on *Alert me* to register and receive a weekly digest of any product information that has changed. For change details, review the revision history included in any revised document.

11.3 Community Resource

The following links connect to TI community resources. Linked contents are provided "AS IS" by the respective contributors. They do not constitute TI specifications and do not necessarily reflect TI's views; see TI's Terms of Use.

TI E2E[™] Online Community *TI's Engineer-to-Engineer (E2E) Community.* Created to foster collaboration among engineers. At e2e.ti.com, you can ask questions, share knowledge, explore ideas and help solve problems with fellow engineers.

Design Support TI's Design Support Quickly find helpful E2E forums along with design support tools and contact information for technical support.

11.4 Trademarks

E2E is a trademark of Texas Instruments. All other trademarks are the property of their respective owners.

11.5 Electrostatic Discharge Caution



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

11.6 Glossary

SLYZ022 — TI Glossary.

This glossary lists and explains terms, acronyms, and definitions.

12 Mechanical, Packaging, and Orderable Information

The following pages include mechanical, packaging, and orderable information. This information is the most current data available for the designated devices. This data is subject to change without notice and revision of this document. For browser-based versions of this data sheet, refer to the left-hand navigation.



20-Oct-2017

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
TLV6741DCKR	ACTIVE	SC70	DCK	5	3000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	18E	Samples
TLV6741DCKT	ACTIVE	SC70	DCK	5	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-2-260C-1 YEAR	-40 to 125	18E	Samples

⁽¹⁾ The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

⁽²⁾ RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

RoHS Exempt: TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

⁽³⁾ MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

⁽⁴⁾ There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

⁽⁶⁾ Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer:The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



PACKAGE OPTION ADDENDUM

20-Oct-2017


PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

TAPE AND REEL INFORMATION





QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




*A	*All dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	TLV6741DCKR	SC70	DCK	5	3000	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3
	TLV6741DCKT	SC70	DCK	5	250	178.0	9.0	2.4	2.5	1.2	4.0	8.0	Q3

TEXAS INSTRUMENTS

www.ti.com

PACKAGE MATERIALS INFORMATION

6-Oct-2017



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
TLV6741DCKR	SC70	DCK	5	3000	190.0	190.0	30.0
TLV6741DCKT	SC70	DCK	5	250	190.0	190.0	30.0

DCK (R-PDSO-G5)

PLASTIC SMALL-OUTLINE PACKAGE



- NOTES: A. All linear dimensions are in millimeters.
 - B. This drawing is subject to change without notice.
 - C. Body dimensions do not include mold flash or protrusion. Mold flash and protrusion shall not exceed 0.15 per side.
 - D. Falls within JEDEC MO-203 variation AA.



LAND PATTERN DATA



NOTES:

- A. All linear dimensions are in millimeters.B. This drawing is subject to change without notice.
- C. Customers should place a note on the circuit board fabrication drawing not to alter the center solder mask defined pad.
- D. Publication IPC-7351 is recommended for alternate designs.
- E. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Example stencil design based on a 50% volumetric metal load solder paste. Refer to IPC-7525 for other stencil recommendations.



IMPORTANT NOTICE

Texas Instruments Incorporated (TI) reserves the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete.

TI's published terms of sale for semiconductor products (http://www.ti.com/sc/docs/stdterms.htm) apply to the sale of packaged integrated circuit products that TI has qualified and released to market. Additional terms may apply to the use or sale of other types of TI products and services.

Reproduction of significant portions of TI information in TI data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such reproduced documentation. Information of third parties may be subject to additional restrictions. Resale of TI products or services with statements different from or beyond the parameters stated by TI for that product or service voids all express and any implied warranties for the associated TI product or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyers and others who are developing systems that incorporate TI products (collectively, "Designers") understand and agree that Designers remain responsible for using their independent analysis, evaluation and judgment in designing their applications and that Designers have full and exclusive responsibility to assure the safety of Designers' applications and compliance of their applications (and of all TI products used in or for Designers' applications) with all applicable regulations, laws and other applicable requirements. Designer represents that, with respect to their applications, Designer has all the necessary expertise to create and implement safeguards that (1) anticipate dangerous consequences of failures, (2) monitor failures and their consequences, and (3) lessen the likelihood of failures that might cause harm and take appropriate actions. Designer agrees that prior to using or distributing any applications that include TI products, Designer will thoroughly test such applications and the functionality of such TI products as used in such applications.

TI's provision of technical, application or other design advice, quality characterization, reliability data or other services or information, including, but not limited to, reference designs and materials relating to evaluation modules, (collectively, "TI Resources") are intended to assist designers who are developing applications that incorporate TI products; by downloading, accessing or using TI Resources in any way, Designer (individually or, if Designer is acting on behalf of a company, Designer's company) agrees to use any particular TI Resource solely for this purpose and subject to the terms of this Notice.

TI's provision of TI Resources does not expand or otherwise alter TI's applicable published warranties or warranty disclaimers for TI products, and no additional obligations or liabilities arise from TI providing such TI Resources. TI reserves the right to make corrections, enhancements, improvements and other changes to its TI Resources. TI has not conducted any testing other than that specifically described in the published documentation for a particular TI Resource.

Designer is authorized to use, copy and modify any individual TI Resource only in connection with the development of applications that include the TI product(s) identified in such TI Resource. NO OTHER LICENSE, EXPRESS OR IMPLIED, BY ESTOPPEL OR OTHERWISE TO ANY OTHER TI INTELLECTUAL PROPERTY RIGHT, AND NO LICENSE TO ANY TECHNOLOGY OR INTELLECTUAL PROPERTY RIGHT OF TI OR ANY THIRD PARTY IS GRANTED HEREIN, including but not limited to any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI products or services are used. Information regarding or referencing third-party products or services does not constitute a license to use such products or services, or a warranty or endorsement thereof. Use of TI Resources may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

TI RESOURCES ARE PROVIDED "AS IS" AND WITH ALL FAULTS. TI DISCLAIMS ALL OTHER WARRANTIES OR REPRESENTATIONS, EXPRESS OR IMPLIED, REGARDING RESOURCES OR USE THEREOF, INCLUDING BUT NOT LIMITED TO ACCURACY OR COMPLETENESS, TITLE, ANY EPIDEMIC FAILURE WARRANTY AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, AND NON-INFRINGEMENT OF ANY THIRD PARTY INTELLECTUAL PROPERTY RIGHTS. TI SHALL NOT BE LIABLE FOR AND SHALL NOT DEFEND OR INDEMNIFY DESIGNER AGAINST ANY CLAIM, INCLUDING BUT NOT LIMITED TO ANY INFRINGEMENT CLAIM THAT RELATES TO OR IS BASED ON ANY COMBINATION OF PRODUCTS EVEN IF DESCRIBED IN TI RESOURCES OR OTHERWISE. IN NO EVENT SHALL TI BE LIABLE FOR ANY ACTUAL, DIRECT, SPECIAL, COLLATERAL, INDIRECT, PUNITIVE, INCIDENTAL, CONSEQUENTIAL OR EXEMPLARY DAMAGES IN CONNECTION WITH OR ARISING OUT OF TI RESOURCES OR USE THEREOF, AND REGARDLESS OF WHETHER TI HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES.

Unless TI has explicitly designated an individual product as meeting the requirements of a particular industry standard (e.g., ISO/TS 16949 and ISO 26262), TI is not responsible for any failure to meet such industry standard requirements.

Where TI specifically promotes products as facilitating functional safety or as compliant with industry functional safety standards, such products are intended to help enable customers to design and create their own applications that meet applicable functional safety standards and requirements. Using products in an application does not by itself establish any safety features in the application. Designers must ensure compliance with safety-related requirements and standards applicable to their applications. Designer may not use any TI products in life-critical medical equipment unless authorized officers of the parties have executed a special contract specifically governing such use. Life-critical medical equipment is medical equipment where failure of such equipment would cause serious bodily injury or death (e.g., life support, pacemakers, defibrillators, heart pumps, neurostimulators, and implantables). Such equipment includes, without limitation, all medical devices identified by the U.S. Food and Drug Administration as Class III devices and equivalent classifications outside the U.S.

TI may expressly designate certain products as completing a particular qualification (e.g., Q100, Military Grade, or Enhanced Product). Designers agree that it has the necessary expertise to select the product with the appropriate qualification designation for their applications and that proper product selection is at Designers' own risk. Designers are solely responsible for compliance with all legal and regulatory requirements in connection with such selection.

Designer will fully indemnify TI and its representatives against any damages, costs, losses, and/or liabilities arising out of Designer's noncompliance with the terms and provisions of this Notice.

> Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2017, Texas Instruments Incorporated