

# **MOSFET** - Power, Single N-Channel, Source Down, WDFN9

# 25 V, 0.85 mΩ, 264 A NTTFSS1D1N02P1E

#### **Features**

- Advanced Source–Down Package Technology (3.3x3.3mm) with Excellent Thermal Conduction
- Ultra Low R<sub>DS(on)</sub> to Improve System Efficiency
- Low Q<sub>G</sub> and Capacitance to Minimize Driving and Switching Losses
- These Devices are Pb–Free, Halogen Free/BFR Free and are RoHS Compliant

# **Typical Applications**

- DC-DC Switching Applications
- ORing Applications
- Power Load Switch
- Battery Management and Protection

# MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Parameter			Symbol	Value	Unit
Drain-to-Source Voltage			V <sub>DSS</sub>	25	V
Gate-to-Source Voltage			V <sub>GS</sub>	±16	V
Continuous Drain		T <sub>C</sub> = 25°C	I <sub>D</sub>	264	Α
Current R <sub>0JC</sub> (Note 2)	Steady	T <sub>C</sub> = 85°C		189	
Power Dissipation R <sub>θJC</sub> (Note 2)	State	T <sub>C</sub> = 25°C	P <sub>D</sub>	89	W
Continuous Drain Current R <sub>0JA</sub> (Notes 1, 2)		T <sub>A</sub> = 25°C	I <sub>D</sub>	39	Α
	Steady	T <sub>A</sub> = 85°C		28	
Power Dissipation R <sub>θJA</sub> (Notes 1, 2)	State	T <sub>A</sub> = 25°C	P <sub>D</sub>	2	W
Pulsed Drain Current	$T_A = 25^{\circ}C, t_p = 10 \mu s$		I <sub>DM</sub>	900	Α
Single Pulse Drain-to-Source Avalanche Energy (I <sub>L(pk)</sub> = 63 A, L = 0.1 mH)			E <sub>AS</sub>	173	mJ
Operating Junction and Storage Temperature Range			T <sub>J</sub> , T <sub>stg</sub>	-55 to +150	°C
Lead Temperature Soldering Reflow for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.


- 1. Surface-mounted on FR4 board using a 1 in<sup>2</sup> pad size, 1 oz Cu pad.
- The entire application environment impacts the thermal resistance values shown, they are not constants and are valid for the particular conditions noted.

1

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX	
25 V	0.85 mΩ @ 10 V	264 A	
25 V	1.05 mΩ @ 4.5 V	204 A	

#### **NMOS**





#### WDFN9 CASE 511EB

#### MARKING DIAGRAM



1D1N2 = Specific Device Code

A = Assembly Location

WL = Wafer Lot Y = Year WW = Work Week

#### **ORDERING INFORMATION**

See detailed ordering and shipping information on page 5 of this data sheet.

#### THERMAL RESISTANCE RATINGS

Parameter	Symbol	Max	Unit
Junction-to-Case - Steady State (Note 1)	$R_{ heta JC}$	1.4	°C/W
Junction-to-Ambient - Steady State (Note 1, 2)	$R_{\theta JA}$	60	

# **ELECTRICAL CHARACTERISTICS** (T<sub>1</sub> = 25°C unless otherwise specified)

Parameter	Symbol	Test Condition		Min	Тур	Max	Unit
OFF CHARACTERISTICS							
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V, } I_D = 250 \mu\text{A}$		25			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /	I <sub>D</sub> = 250 μA, ref to 25°C			12.8		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 20 V	$T_{J} = 25^{\circ}C$ $T_{J} = 125^{\circ}C$			1.0	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	V <sub>DS</sub> = 0 V, V <sub>GS</sub>	ŭ			100	nA
ON CHARACTERISTICS (Note 3)	,				1		
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D$	= 934 μΑ	1.2		2.0	V
Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>	I <sub>D</sub> = 934 μA, ref to 25°C			-4.9		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 27 A		0.70	0.85	mΩ
		V <sub>GS</sub> = 4.5 V	I <sub>D</sub> = 27 A		0.83	1.05	
Forward Transconductance	9 <sub>FS</sub>	V <sub>DS</sub> = 3 V, I <sub>D</sub> = 27 A			146		S
Gate Resistance	R <sub>G</sub>	T <sub>A</sub> = 25°C			0.8		Ω
CHARGES & CAPACITANCES							
Input Capacitance	C <sub>ISS</sub>	V <sub>GS</sub> = 0 V, V <sub>DS</sub> = 13 V, f = 1 MHz			4360		pF
Output Capacitance	C <sub>OSS</sub>				1150		
Reverse Capacitance	C <sub>RSS</sub>				80		
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 13 V; I <sub>D</sub> = 27 A			60		nC
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 4.5 V, V <sub>DS</sub> = 13 V; I <sub>D</sub> = 27 A			26.3		
Threshold Gate Charge	Q <sub>G(TH)</sub>				6.2		
Gate-to-Drain Charge	$Q_{GD}$				4.0		
Gate-to-Source Charge	$Q_{GS}$				10.8		
SWITCHING CHARACTERISTICS, V <sub>GS</sub> =	10 V (Note 3)						
Turn-On Delay Time	t <sub>d(ON)</sub>				10.8		ns
Rise Time	t <sub>r</sub>	$V_{GS} = 10 \text{ V}, V_{D}$	<sub>D</sub> = 13 V,		3.4		
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$I_D = 30 \text{ A}, R_G = 3 \Omega$			34.7		_
Fall Time	t <sub>f</sub>				5.1		
SOURCE-TO-DRAIN DIODE CHARACTI	ERISTICS						
Forward Diode Voltage	$V_{SD}$	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C		0.76	1.2	V
		I <sub>S</sub> = 27 A	T <sub>J</sub> = 125°C		0.63		
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS} = 0 \text{ V, dI/dt} = 100 \text{ A/}\mu\text{s,}$ $I_{S} = 27 \text{ A}$			45		ns
Reverse Recovery Charge	Q <sub>RR</sub>				40		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

3. Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS**




Figure 1. On-Region Characteristics




Figure 2. Transfer Characteristics




Figure 3. On-Resistance vs. Gate-to-Source Voltage




Figure 4. On-Resistance vs. Drain Current




Figure 5. On–Resistance Variation with Temperature




Figure 6. Drain-to-Source Leakage Current vs. Voltage

#### **TYPICAL CHARACTERISTICS**




Figure 7. Capacitance Variation




Figure 8. Gate-to-Source Voltage vs. Total Charge




Figure 9. Resistive Switching Time Variation vs. Gate Resistance




Figure 10. Diode Forward Voltage vs. Current




Figure 11. Maximum Rated Forward Biased Safe Operating Area




Figure 12. Maximum Drain Current vs. Time in Avalanche

# **TYPICAL CHARACTERISTICS**




Figure 13. Junction-to-Case Transient Thermal Response

# **ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>
NTTFSS1D1N02P1E	1D1N2	WDFN9 (Pb-Free)	3000 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, BRD8011/D.





8



0.10 A

Œ

PIN 1

INDICATOR

#### WDFN9 3.3x3.3, 0.65P

CASE 511EB **ISSUE B** 

A

□ 0 10 B

SEE DETAIL A

**DATE 21 JUL 2021** 

#### NOTES:

- 1. CONTROLLING DIMENSION: MILLIMETERS
  2. COPLANARITY APPLIES TO THE EXPOSED PADS AS WELL AS THE TERMINALS.

  3. DIMENSIONS D1, D2, E1 AND E2 DO NOT
- INCLUDE MOLD FLASH.
- SEATING PLANE IS DEFINED BY THE TERMINALS. "A1" IS DEFINED AS THE DISTANCE FROM THE SEATING PLANE TO THE LOWEST POINT OF THE PACKAGE BODY.

DIM

А3

b

b2

D

D1

D2

D3

Е

E1

E2

E3

E4

е

e/2

k

k1

L1

L4

UNIT IN MILLIMETER

MIN

0.70

0.00

0.37

3.20

2.31

1.58

2.31

3.20

1.50

0.84

0.20

0.35

0.73

0.10

0.40

NOM

0.75

0.02

0.20 RE

0.30

0.42

3.30

2.41

1.68

2.41

3.30

1.60

0.94

0.25

0.45

0.650 BSC

0.325 BSC

0.75 REF

0.45 REF

0.83

0.20

0.50

MAX

0.80

0.05

0.47

3.40

2.51

1.78

2.51

3.40

1.70

1.04


0.30

0.55

0.93

0.30

0.60



SCALE: 2:1


FRONT VIEW


▭

**TOP VIEW** 

Ç

5





\*FOR ADDITIONAL INFORMATION ON OUR PB-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ON SEMICONDUCTOR SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

## **GENERIC MARKING DIAGRAM\***

XXXXXX XXXXXX **AWLYWW**  XXXX = Specific Device Code

= Assembly Location

= Wafer Lot WI = Year

= Work Week

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot "■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON08290H	Electronic versions are uncontrolled except when accessed directly from the Document Reposito Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.		
DESCRIPTION:	WDFN9 3.3x3.3, 0.65P		PAGE 1 OF 1	

onsemi and Onsemi are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries, onsemi reserves the right to make changes without further notice to any products herein. onsemi makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales