


N-Channel 650V (D-S) Power MOSFET

PRODUCT SUMMA	RY	
V _{DS} (V)	650)
$R_{DS(on)}\left(\Omega\right)$	V _{GS} = 10 V	2.5
Q _g (Max.) (nC)	48	
Q _{gs} (nC)	12	
Q _{gd} (nC)	19	
Configuration	Sing	le

FEATURES







• Improved Gate, Avalanche and Dynamic dV/dt Ruggedness



- Fully Characterized Capacitance and Avalanche Voltage and Current
- Compliant to RoHS directive 2002/95/EC







N-Channel MOSFET

ABSOLUTE MAXIMUM RATINGS T_{0}	$_{\rm C}$ = 25 °C, unless otherw	rise noted			
PARAMETER		SYMBOL	LIMIT	UNIT	
Drain-Source Voltage		V_{DS}	650	V	
Gate-Source Voltage		V_{GS}	± 30	7 v	
Continuous Drain Currente	V_{GS} at 10 V $T_C = 25 ^{\circ}C$		4		
Continuous Drain Current	$T_C = 100 ^{\circ}C$	I _D	3.8	Α	
Pulsed Drain Current ^a	I _{DM}	18			
Linear Derating Factor			0.48	W/°C	
Single Pulse Avalanche Energy ^b		E _{AS}	325	mJ	
Repetitive Avalanche Current ^a		I _{AR}	4	Α	
Repetitive Avalanche Energy ^a		E _{AR}	6	mJ	
Maximum Power Dissipation	T _C = 25 °C	P_{D}	30	W	
Peak Diode Recovery dV/dtc		dV/dt	2.8	V/ns	
Operating Junction and Storage Temperature Range		T _J , T _{stg}	- 55 to + 150	°C	
Soldering Recommendations (Peak Temperature) ^d	for 10 s		300		
Mounting Torque	6-32 or M3 screw		10	lbf ⋅ in	
Modifiling Forque	0-32 of M3 sciew		1.1	N · m	

Notes

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11). b. Starting T $_J$ = 25 °C, L = 24 mH, R $_G$ = 25 Ω , I $_{AS}$ = 3.2 A (see fig. 12). c. I $_{SD}$ ≤ 3.2 A, dI/dt ≤ 90 A/ μ s, V $_{DD}$ ≤ V $_{DS}$, T $_J$ ≤ 150 °C.

- d. 1.6 mm from case.
- e. Drain current limited by maximum junction temperature.



THERMAL RESISTANCE RAT	TINGS			
PARAMETER	SYMBOL	TYP.	MAX.	UNIT
Maximum Junction-to-Ambient	R _{thJA}	-	65	°C/W
Maximum Junction-to-Case (Drain)	R _{thJC}	-	2.1	C/VV

PARAMETER	SYMBOL	TEST CONDITIONS		MIN.	TYP.	MAX.	UNIT
Static							
Drain-Source Breakdown Voltage	V _{DS}	V _{GS} :	$V_{GS} = 0 \text{ V}, I_D = 250 \mu\text{A}$		-	-	V
V _{DS} Temperature Coefficient	$\Delta V_{DS}/T_{J}$	Referenc	e to 25 °C, I _D = 1 mA ^d	-	670	-	mV/°C
Gate-Source Threshold Voltage	V _{GS(th)}	V _{DS} =	= V _{GS} , I _D = 250 μA	2.0	-	4.0	V
Gate-Source Leakage	I _{GSS}	,	V _{GS} = ± 30 V	ı	-	± 100	nA
Zero Gate Voltage Drain Current	I _{DSS}		= 650 V, V _{GS} = 0 V V, V _{GS} = 0 V, T _J = 125 °C	-	-	25 250	μA
Drain-Source On-State Resistance	R _{DS(on)}	V _{GS} = 10 V	I _D = 3.1 A ^b	-	2.5	-	Ω
Forward Transconductance	9 _{fs}	V _{DS}	= 50 V, I _D = 3.1 A	3.9	-	-	S
Dynamic							
Input Capacitance	C _{iss}		$V_{GS} = 0 \text{ V},$ $V_{DS} = 25 \text{ V},$		1080	-	-
Output Capacitance	C _{oss}	1			177	-	
Reverse Transfer Capacitance	C _{rss}	f = 1	.0 MHz, see fig. 5	-	7.0	-] "_
Output Capacitance	C _{oss}		V _{DS} = 1.0 V, f = 1.0 MHz	-	1912	-	pF
		$V_{GS} = 0 V$	V _{DS} = 520 V, f = 1.0 MHz	-	48	-	
Effective Output Capacitance	Coss eff.		V _{DS} = 0 V to 520 V ^c	-	84	-	
Total Gate Charge	Q_g		I _D = 3.2 A, V _{DS} = 400 V see fig. 6 and 13 ^b	ı	-	48	nC
Gate-Source Charge	Q_{gs}	V _{GS} = 10 V		-	-	12	
Gate-Drain Charge	Q_{gd}			-	-	19	
Turn-On Delay Time	t _{d(on)}			-	14	-	
Rise Time	t _r		= 325 V, I _D = 3.2 A	-	20	-	
Turn-Off Delay Time	t _{d(off)}	$R_{G} =$	$R_G = 9.1 \Omega, R_D = 62 \Omega,$ see fig. 10^b		34	-	ns -
Fall Time	t _f	j		-	18	-	
Drain-Source Body Diode Characteristic	s						
Continuous Source-Drain Diode Current	I _S	showing the	MOSFET symbol showing the integral reverse p - n junction diode		-	4	- A
Pulsed Diode Forward Current ^a	I _{SM}	J			-	21	
Body Diode Voltage	V_{SD}	$T_J = 25 ^{\circ}\text{C}, I_S = 3.2 \text{A}, V_{GS} = 0 \text{V}^{\text{b}}$		-	-	1.5	V
Body Diode Reverse Recovery Time	t _{rr}	T _J = 25 °C, I _F = 3.2 A, dI/dt = 100 A/µs ^b		-	493	739	ns
Body Diode Reverse Recovery Charge	Qrr			-	2.1	3.2	μC
Forward Turn-On Time	t _{on}	Intrinsic tu	ırn-on time is negligible (turn	on is don	ninated by	L _S and I	L _D)

- a. Repetitive rating; pulse width limited by maximum junction temperature (see fig. 11).
- b. Pulse width $\leq 300~\mu s$; duty cycle $\leq 2~\%$. c. C_{oss} eff. is a fixed capacitance that gives the same charging time as C_{oss} while V_{DS} is rising from 0 % to 80 % V_{DS} .

d. t = 60 s, f = 60 Hz.



TYPICAL CHARACTERISTICS 25 °C, unless otherwise noted




Fig. 1 - Typical Output Characteristics




Fig. 3 - Typical Transfer Characteristics




Fig. 2 - Typical Output Characteristics




Fig. 4 - Normalized On-Resistance vs. Temperature






Fig. 5 - Typical Capacitance vs. Drain-to-Source Voltage




Fig. 7 - Typical Source-Drain Diode Forward Voltage




Fig. 6 - Typical Gate Charge vs. Gate-to-Source Voltage




Fig. 8 - Maximum Safe Operating Area






Fig. 9 - Maximum Drain Current vs. Case Temperature




Fig. 10a - Switching Time Test Circuit




Fig. 10b - Switching Time Waveforms




Fig. 11 - Maximum Effective Transient Thermal Impedance, Junction-to-Case




Fig. 12a - Unclamped Inductive Test Circuit




Fig. 12b - Unclamped Inductive Waveforms






Fig. 12c - Maximum Avalanche Energy vs. Drain Current




Fig. 12d - Typical Drain-to Source Voltage vs. Avalanche Current




Fig. 13a - Basic Gate Charge Waveform






Fig. 13b - Gate Charge Test Circuit



Peak Diode Recovery dV/dt Test Circuit






* $V_{GS} = 5 \text{ V}$ for logic level devices

Fig. 14 - For N-Channel



TO-220 FULLPAK (HIGH VOLTAGE)



DIM.	MILLIMETERS		INCHES	
	MIN.	MAX.	MIN.	MAX.
Α	4.570	4.830	0.180	0.190
A1	2.570	2.830	0.101	0.111
A2	2.510	2.850	0.099	0.112
b	0.622	0.890	0.024	0.035
b2	1.229	1.400	0.048	0.055
b3	1.229	1.400	0.048	0.055
С	0.440	0.629	0.017	0.025
D	8.650	9.800	0.341	0.386
d1	15.88	16.120	0.622	0.635
d3	12.300	12.920	0.484	0.509
E	10.360	10.630	0.408	0.419
е	2.54	BSC	0.100) BSC
L	13.200	13.730	0.520	0.541
L1	3.100	3.500	0.122	0.138
n	6.050	6.150	0.238	0.242
ØΡ	3.050	3.450	0.120	0.136
u	2.400	2.500	0.094	0.098
٧	0.400	0.500	0.016	0.020

DWG: 5972

Notes

- To be used only for process drawing.
 These dimensions apply to all TO-220, FULLPAK leadframe versions 3 leads.
 All critical dimensions should C meet C_{pk} > 1.33.
 All dimensions include burrs and plating thickness.

- 5. No chipping or package damage.



Disclaimer

All products due to improve reliability, function or design or for other reasons, product specifications and data are subject to change without notice.

Taiwan VBsemi Electronics Co., Ltd., branches, agents, employees, and all persons acting on its or their representatives (collectively, the "Taiwan VBsemi"), assumes no responsibility for any errors, inaccuracies or incomplete data contained in the table or any other any disclosure of any information related to the product.(www.VBsemi.com)

Taiwan VBsemi makes no guarantee, representation or warranty on the product for any particular purpose of any goods or continuous production. To the maximum extent permitted by applicable law on Taiwan VBsemi relinquished: (1) any application and all liability arising out of or use of any products; (2) any and all liability, including but not limited to special, consequential damages or incidental; (3) any and all implied warranties, including a particular purpose, non-infringement and merchantability guarantee.

Statement on certain types of applications are based on knowledge of the product is often used in a typical application of the general product VBsemi Taiwan demand that the Taiwan VBsemi of. Statement on whether the product is suitable for a particular application is non-binding. It is the customer's responsibility to verify specific product features in the products described in the specification is appropriate for use in a particular application. Parameter data sheets and technical specifications can be provided may vary depending on the application and performance over time. All operating parameters, including typical parameters must be made by customer's technical experts validated for each customer application. Product specifications do not expand or modify Taiwan VBsemi purchasing terms and conditions, including but not limited to warranty herein.

Unless expressly stated in writing, Taiwan VBsemi products are not intended for use in medical, life saving, or life sustaining applications or any other application. Wherein VBsemi product failure could lead to personal injury or death, use or sale of products used in Taiwan VBsemi such applications using client did not express their own risk. Contact your authorized Taiwan VBsemi people who are related to product design applications and other terms and conditions in writing.

The information provided in this document and the company's products without a license, express or implied, by estoppel or otherwise, to any intellectual property rights granted to the VBsemi act or document. Product names and trademarks referred to herein are trademarks of their respective representatives will be all.

Material Category Policy

Taiwan VBsemi Electronics Co., Ltd., hereby certify that all of the products are determined to be RoHS compliant and meets the definition of restrictions under Directive of the European Parliament 2011/65 / EU, 2011 Nian. 6. 8 Ri Yue restrict the use of certain hazardous substances in electrical and electronic equipment (EEE) - modification, unless otherwise specified as inconsistent.(www.VBsemi.com)

Please note that some documents may still refer to Taiwan VBsemi RoHS Directive 2002/95 / EC. We confirm that all products identified as consistent with the Directive 2002/95 / EC European Directive 2011/65 /.

Taiwan VBsemi Electronics Co., Ltd. hereby certify that all of its products comply identified as halogen-free halogen-free standards required by the JEDEC JS709A. Please note that some Taiwanese VBsemi documents still refer to the definition of IEC 61249-2-21, and we are sure that all products conform to confirm compliance with IEC 61249-2-21 standard level JS709A.