

# MOSFET – Power, Single N-Channel

60 V, 7.0 mΩ, 71 A

# **NVMFS5C670N**

#### **Features**

- Small Footprint (5x6 mm) for Compact Design
- Low R<sub>DS(on)</sub> to Minimize Conduction Losses
- Low Q<sub>G</sub> and Capacitance to Minimize Driver Losses
- NVMFS5C670NWF Wettable Flank Option for Enhanced Optical Inspection
- AEC-Q101 Qualified and PPAP Capable
- These Devices are Pb-Free and are RoHS Compliant

### MAXIMUM RATINGS (T<sub>J</sub> = 25°C unless otherwise noted)

Parar	neter		Symbol	Value	Unit
Drain-to-Source Voltage			$V_{DSS}$	60	٧
Gate-to-Source Voltage	Gate-to-Source Voltage			±20	V
Continuous Drain		T <sub>C</sub> = 25°C	I <sub>D</sub>	71	Α
Current R <sub>θJC</sub> (Notes 1, 3)	Steady	T <sub>C</sub> = 100°C		50	
Power Dissipation	State	T <sub>C</sub> = 25°C	$P_{D}$	61	W
R <sub>θJC</sub> (Note 1)		T <sub>C</sub> = 100°C		31	
Continuous Drain Current R <sub>θJA</sub>		T <sub>A</sub> = 25°C	I <sub>D</sub>	17	Α
(Notes 1, 2, 3)	Steady	T <sub>A</sub> = 100°C		12	
Power Dissipation	State	T <sub>A</sub> = 25°C	$P_{D}$	3.6	W
R <sub>θJA</sub> (Notes 1 & 2)		T <sub>A</sub> = 100°C		1.8	
Pulsed Drain Current	$T_A = 25^\circ$	$T_A = 25^{\circ}C, t_p = 10 \mu s$		440	Α
Operating Junction and Storage Temperature			T <sub>J</sub> , T <sub>stg</sub>	-55 to +175	°C
Source Current (Body Diode)			I <sub>S</sub>	68	Α
Single Pulse Drain-to-Source Avalanche Energy (I <sub>L(pk)</sub> = 3.6 A)			E <sub>AS</sub>	166	mJ
Lead Temperature for Soldering Purposes (1/8" from case for 10 s)			TL	260	°C


Stresses exceeding those listed in the Maximum Ratings table may damage the device. If any of these limits are exceeded, device functionality should not be assumed, damage may occur and reliability may be affected.

## THERMAL RESISTANCE MAXIMUM RATINGS

Parameter	Symbol	Value	Unit
Junction-to-Case - Steady State	$R_{\theta JC}$	2.4	°C/W
Junction-to-Ambient - Steady State (Note 2)	$R_{\theta JA}$	41	

- The entire application environment impacts the thermal resistance values shown, they are not constants and are only valid for the particular conditions noted.
- 2. Surface-mounted on FR4 board using a 650 mm<sup>2</sup>, 2 oz. Cu pad.
- Maximum current for pulses as long as 1 second is higher but is dependent on pulse duration and duty cycle.

V <sub>(BR)DSS</sub>	R <sub>DS(ON)</sub> MAX	I <sub>D</sub> MAX
60 V	7.0 mΩ @ 10 V	71 A




**N-CHANNEL MOSFET** 





DFN5 (SO-8FL) CASE 488AA STYLE 1 DFNW5 (FULL-CUT SO8FL WF) CASE 507BA

#### **MARKING DIAGRAM**



XXXXXX = 5C670N

(NVMFS5C670N) or 670NWF

(NVMFS5C670NWF)

A = Assembly Location

′ = Year

W = Work Week

ZZ = Lot Traceability

#### **ORDERING INFORMATION**

See detailed ordering, marking and shipping information in the package dimensions section on page 5 of this data sheet.

## **ELECTRICAL CHARACTERISTICS** ( $T_J = 25^{\circ}C$ unless otherwise specified)


Parameter	Symbol	Test Condi	tion	Min	Тур	Max	Unit
OFF CHARACTERISTICS							1
Drain-to-Source Breakdown Voltage	V <sub>(BR)DSS</sub>	$V_{GS} = 0 \text{ V}, I_D =$	250 μΑ	60			V
Drain-to-Source Breakdown Voltage Temperature Coefficient	V <sub>(BR)DSS</sub> /				26.2		mV/°C
Zero Gate Voltage Drain Current	I <sub>DSS</sub>	$V_{GS} = 0 V$	T <sub>J</sub> = 25 °C			10	
		$V_{DS} = 60 \text{ V}$	T <sub>J</sub> = 125°C			250	μΑ
Gate-to-Source Leakage Current	I <sub>GSS</sub>	$V_{DS} = 0 \text{ V}, V_{GS}$	s = 20 V			100	nA
ON CHARACTERISTICS (Note 4)							
Gate Threshold Voltage	V <sub>GS(TH)</sub>	$V_{GS} = V_{DS}, I_D$	= 53 μΑ	2.0		4.0	V
Threshold Temperature Coefficient	V <sub>GS(TH)</sub> /T <sub>J</sub>				-7.8		mV/°C
Drain-to-Source On Resistance	R <sub>DS(on)</sub>	V <sub>GS</sub> = 10 V	I <sub>D</sub> = 11 A		5.6	7.0	mΩ
Forward Transconductance	9 <sub>FS</sub>	V <sub>DS</sub> = 15 V, I <sub>D</sub>	= 35 A		82		S
Gate Resistance	$R_{G}$	T <sub>A</sub> = 25°	С		1.2		Ω
CHARGES AND CAPACITANCES							
Input Capacitance	C <sub>ISS</sub>			1035		pF	
Output Capacitance	C <sub>OSS</sub>	$V_{GS} = 0 \text{ V, f} = 1 \text{ MHz, V}_{DS} = 30 \text{ V}$			680		
Reverse Transfer Capacitance	C <sub>RSS</sub>				8.5		
Total Gate Charge	Q <sub>G(TOT)</sub>	V <sub>GS</sub> = 10 V, V <sub>DS</sub> = 48 V; I <sub>D</sub> = 11 A			14.4		nC
Threshold Gate Charge	Q <sub>G(TH)</sub>				3.2		
Gate-to-Source Charge	$Q_{GS}$				5.3		
Gate-to-Drain Charge	$Q_{GD}$				1.5		
Plateau Voltage	$V_{GP}$				4.6		V
SWITCHING CHARACTERISTICS (Note 5)							
Turn-On Delay Time	t <sub>d(ON)</sub>				10		
Rise Time	t <sub>r</sub>	$V_{GS} = 10 \text{ V}, V_{DS}$	s = 48 V,		2.7		1
Turn-Off Delay Time	t <sub>d(OFF)</sub>	$I_D = 11 \text{ A}, R_G = 2.5 \Omega$			16		- ns -
Fall Time	t <sub>f</sub>				3.3		
DRAIN-SOURCE DIODE CHARACTERIST	ics						
Forward Diode Voltage	$V_{SD}$	V <sub>GS</sub> = 0 V,	T <sub>J</sub> = 25°C		0.81	1.2	
		I <sub>S</sub> = 11 A	T <sub>J</sub> = 125°C		0.67		V
Reverse Recovery Time	t <sub>RR</sub>	$V_{GS} = 0 \text{ V, } dI_{S}/dt = 100 \text{ A/}\mu\text{s,}$ $I_{S} = 5 \text{ A}$			40		
Charge Time	t <sub>a</sub>				20		ns
Discharge Time	t <sub>b</sub>				20		1
Reverse Recovery Charge	Q <sub>RR</sub>				31		nC

Product parametric performance is indicated in the Electrical Characteristics for the listed test conditions, unless otherwise noted. Product performance may not be indicated by the Electrical Characteristics if operated under different conditions.

4. Pulse Test: pulse width  $\leq 300~\mu s$ , duty cycle  $\leq 2\%$ .

5. Switching characteristics are independent of operating junction temperatures.

#### **TYPICAL CHARACTERISTICS**



#### **TYPICAL CHARACTERISTICS**

V<sub>GS</sub>, GATE-TO-SOURCE VOLTAGE (V)





Figure 7. Capacitance Variation



 $R_G$ , GATE RESISTANCE ( $\Omega$ )

Figure 9. Resistive Switching Time Variation vs. Gate Resistance






Figure 11. Maximum Rated Forward Biased Safe Operating Area



Q<sub>G</sub>, TOTAL GATE CHARGE (nC)

Figure 8. Gate-to-Source and Drain-to-Source Voltage vs. Total Charge



V<sub>SD</sub>, SOURCE-TO-DRAIN VOLTAGE (V)

Figure 10. Diode Forward Voltage vs. Current




Figure 12. Maximum Drain Current vs. Time in **Avalanche** 




Figure 13. Thermal Characteristics

## **DEVICE ORDERING INFORMATION**

Device	Marking	Package	Shipping <sup>†</sup>
NVMFS5C670NT1G	5C670N	DFN5 (Pb-Free)	1500 / Tape & Reel
NVMFS5C670NWFT1G	670NWF	DFNW5 (Pb-Free, Wettable Flanks)	1500 / Tape & Reel

<sup>†</sup>For information on tape and reel specifications, including part orientation and tape sizes, please refer to our Tape and Reel Packaging Specifications Brochure, <a href="https://example.com/BRD8011/D">BRD8011/D</a>.





DFN5 5x6, 1.27P (SO-8FL) CASE 488AA **ISSUE N** 

## **DATE 25 JUN 2018**

#### NOTES:

- DIMENSIONING AND TOLERANCING PER
- ASME Y14.5M, 1994.
  2. CONTROLLING DIMENSION: MILLIMETER.
  3. DIMENSION D1 AND E1 DO NOT INCLUDE
- MOLD FLASH PROTRUSIONS OR GATE BURRS

	MILLIMETERS			
DIM	MIN	NOM	MAX	
Α	0.90	1.00	1.10	
A1	0.00		0.05	
b	0.33	0.41	0.51	
С	0.23	0.28	0.33	
D	5.00	5.15	5.30	
D1	4.70	4.90	5.10	
D2	3.80	4.00	4.20	
E	6.00	6.15	6.30	
E1	5.70	5.90	6.10	
E2	3.45	3.65	3.85	
е		1.27 BSC	;	
G	0.51	0.575	0.71	
K	1.20	1.35	1.50	
L	0.51	0.575	0.71	
L1	0.125 REF			
М	3.00 3.40 3.8		3.80	
θ	0 °		12 °	

## **GENERIC MARKING DIAGRAM\***




XXXXXX = Specific Device Code

= Assembly Location Α

Υ = Year W = Work Week ZZ = Lot Traceability

\*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.





**DETAIL** A

SIDE VIEW

\*For additional information on our Pb-Free strategy and soldering details, please download the onsemi Soldering and Mounting Techniques Reference Manual, SOLDERRM/D.

	DOCUMENT NUMBER:	98AON14036D	Electronic versions are uncontrolled except when accessed directly from the Document Reposi Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
ſ	DESCRIPTION:	DFN5 5x6, 1.27P (SO-8FL)		PAGE 1 OF 1

onsemi and ONSEMI. are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.







// 0.10 C

△ 0.10 C

#### DFNW5 4.90x5.90x1.00, 1.27P CASE 507BA **ISSUE C**

**DATE 19 SEP 2024** 






DETAIL A

SEATING

PLANE



PLATED AREA





DETAIL "A" SCALE 2:1

## NOTES:

- DIMENSIONING TOLERANCING TO ASME Y14.5M-2018.
- ALL DIMENSIONS ARE IN MILLIMETERS.
- .3. DIMENSIONS D1 AND E1 DO NOT INCLUDE MOLD FLASH, PROTRUSIONS, OR GATE BURRS.
- THIS PACKAGE CONTAINS WETTABLE FLANK DESIGN FEATURES TO AID IN FILLET FORMATION ON THE LEADS DURING MOUNTING.

DIM	MILLIMETERS			
DIN	MIN	NOM	MAX	
Α	0.90	1.00	1.10	
A1	0.00		0.05	
b	0.33	0.41	0.51	
С	0.23	0.28	0.33	
D	5.00	5.15	5.30	
D1	4.70	4.90	5.10	
D2	3.80	4.00	4.20	
Ε	6.00	6.15	6.30	
E1	5.70	5.90	6.10	
E2	3.45	3.65	3.85	
E3	3.00	3.40	3.80	
е	1.27 BSC			
k	1.20	1.35	1.50	
L	0.51	0.57	0.71	
L2	0.15 REF.			
θ	0.	6,	12*	





RECOMMENDED MOUNTING FOOTPRINT\* \*FOR ADDITIONAL INFORMATION ON OUR PD-FREE STRATEGY AND SOLDERING DETAILS, PLEASE DOWNLOAD THE ONSEMI SOLDERING AND MOUNTING TECHNIQUES REFERENCE MANUAL, SOLDERRM/D.

## **GENERIC MARKING DIAGRAM\***



XXXXXX = Specific Device Code = Assembly Location Α

Υ = Year W = Work Week

ZZ = Lot Traceability \*This information is generic. Please refer to device data sheet for actual part marking. Pb-Free indicator, "G" or microdot " ■", may or may not be present. Some products may not follow the Generic Marking.

DOCUMENT NUMBER:	98AON26450H	Electronic versions are uncontrolled except when accessed directly from the Document Repositor Printed versions are uncontrolled except when stamped "CONTROLLED COPY" in red.	
DESCRIPTION:	DFNW5 4.90x5.90x1.00, 1.27P		PAGE 1 OF 1

onsemi and ONSEMI are trademarks of Semiconductor Components Industries, LLC dba onsemi or its subsidiaries in the United States and/or other countries. onsemi reserves the right to make changes without further notice to any products herein. **onsemi** makes no warranty, representation or guarantee regarding the suitability of its products for any particular purpose, nor does **onsemi** assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. onsemi does not convey any license under its patent rights nor the rights of others.

onsemi, Onsemi, and other names, marks, and brands are registered and/or common law trademarks of Semiconductor Components Industries, LLC dba "onsemi" or its affiliates and/or subsidiaries in the United States and/or other countries. onsemi owns the rights to a number of patents, trademarks, copyrights, trade secrets, and other intellectual property. A listing of onsemi's product/patent coverage may be accessed at <a href="www.onsemi.com/site/pdf/Patent-Marking.pdf">www.onsemi.com/site/pdf/Patent-Marking.pdf</a>. Onsemi reserves the right to make changes at any time to any products or information herein, without notice. The information herein is provided "as-is" and onsemi makes no warranty, representation or guarantee regarding the accuracy of the information, product features, availability, functionality, or suitability of its products for any particular purpose, nor does onsemi assume any liability arising out of the application or use of any product or circuit, and specifically disclaims any and all liability, including without limitation special, consequential or incidental damages. Buyer is responsible for its products and applications using onsemi products, including compliance with all laws, regulations and safety requirements or standards, regardless of any support or applications information provided by onsemi. "Typical" parameters which may be provided in onsemi data sheets and/or specifications can and do vary in different applications and actual performance may vary over time. All operating parameters, including "Typicals" must be validated for each customer application by customer's technical experts. onsemi does not convey any license under any of its intellectual property rights nor the rights of others. onsemi products are not designed, intended, or authorized for use as a critical component in life support systems or any FDA class 3 medical devices with a same or similar classification in a foreign jurisdiction or any devices intended for implantation in the human body. Should Buyer purchase

#### ADDITIONAL INFORMATION

**TECHNICAL PUBLICATIONS:** 

 $\textbf{Technical Library:} \ \underline{www.onsemi.com/design/resources/technical-documentation}$ 

onsemi Website: www.onsemi.com

ONLINE SUPPORT: www.onsemi.com/support

For additional information, please contact your local Sales Representative at

www.onsemi.com/support/sales