



# TIBPAD18N8-6C HIGH-PERFORMANCE PROGRAMMABLE ADDRESS DECODER/NAND ARRAY

D3086, DECEMBER 1987 - REVISED AUGUST 1988

- **Very-High-Speed Address Decoder (Ideal for Use with High Speed Processors)**
- **I/O Propagation Delay: 6 ns Max**
- **Suitable for High Speed NAND-NAND Logic Implementation**
- **Field Programmable on Standard PLD Programmers**
- **Fully TTL Compatible**
- **Security Fuse Prevents Unauthorized Duplication**
- **Dependable Texas Instruments Quality and Reliability**
- **Potential Applications**
  - Address Decoders
  - Random Logic (NAND-NAND)
  - Code Detectors
  - Peripheral Selectors
  - Fault Monitors
  - Machine State Decoders



## description

The TIBPAD18N8-6C is a very-high-speed Programmable Address Decoder featuring 6-ns maximum propagation delay, the highest speed in the TTL programmable logic family. The TIBPAD18N8 uses the IMPACT-X™ process and proven titanium-tungsten fuse technology to provide reliable, high-performance substitutes for conventional TTL logic.

The TIBPAD18N8-6C contains 10 dedicated inputs and 8 product terms, each followed by an inverting buffer. Each of the eight buffers can be individually programmed so that the corresponding pin can function either as an input or output, depending on the state of the fuse controlling the output buffer, as indicated by Table 1. This allows the device to be used for functions requiring up to 17 inputs and a single output or down to 10 inputs and 8 outputs.

A high-speed feedback path, which does not go through the output buffer, is provided to offer higher performance operation in designs where feedback is required. The architectural fuse on the internal multiplexer is used for the selection of this path (see Table 2). This makes the TIBPAD18N8-6C ideal for the implementation of a very fast NAND-NAND logic. The TIBPAD18N8 is supplied with all eight output buffers disabled thus establishing all programmable input/output lines as inputs. If an I/O line is selected to be an output it must be programmed accordingly.

The TIBPAD18N8-6C is characterized for operation from 0°C to 75°C.

IMPACT-X is a trademark of Texas Instruments Incorporated.

**PRODUCTION DATA** documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

**TEXAS  
INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

Copyright © 1987, Texas Instruments Incorporated

**TIBPAD18N8-6C**  
**HIGH-PERFORMANCE PROGRAMMABLE ADDRESS DECODER/NAND ARRAY**

functional block diagram (positive logic)




Table 1. Output Buffer Programming


ARCHITECTURAL FUSE	OPERATION
Intact	Input (Output Buffer in 3-State)
Blown	Output

Table 2. I/O Multiplexer Programming

ARCHITECTURAL FUSE	OPERATION
Intact	Output Buffer Feedback
Blown	Fast Feedback (pre-output buffer)

# T1BPAD18N8-6C HIGH-PERFORMANCE PROGRAMMABLE ADDRESS DECODER/NAND ARRAY

logic diagram (positive logic)



Fuse number = First Fuse number + Increment

# TIBPAD18N8-6C HIGH-PERFORMANCE PROGRAMMABLE ADDRESS DECODER/NAND ARRAY

## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage (see Note 1)	5.5 V
Voltage applied to a disabled output (see Note 1)	5.5 V
Operating free-air temperature range	0°C to 75°C
Storage temperature range	-65°C to 150°C

NOTE 1: These ratings apply except for programming pins during a programming cycle.

## recommended operating conditions

	MIN	NOM	MAX	UNIT
$V_{CC}$ Supply voltage	4.75	5	5.25	V
$V_{IH}$ High-level input voltage (see Note 2)	2			V
$V_{IL}$ Low-level input voltage (see Note 2)	0.8			V
$I_{OH}$ High-level output current	-3.2			mA
$I_{OL}$ Low-level output current	24			mA
$T_A$ Operating free-air temperature	75			°C

NOTE 2: These are absolute voltage levels with respect to the ground pin of the device and include all overshoots due to system and/or tester noise. Testing these parameters should not be attempted without suitable equipment.

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
$V_{IK}$	$V_{CC} = 4.75\text{ V}$ , $I_I = -18\text{ mA}$			-1.2	V
$V_{OH}$	$V_{CC} = 4.75\text{ V}$ , $I_{OH} = -3.2\text{ mA}$	2.4	3		V
$V_{OL}$	$V_{CC} = 4.75\text{ V}$ , $I_{OL} = 24\text{ mA}$	0.37	0.5		V
$I_{OZH}^{\ddagger}$	$V_{CC} = 5.25\text{ V}$ , $V_O = 2.7\text{ V}$			20	μA
$I_{OZL}^{\ddagger}$	$V_{CC} = 5.25\text{ V}$ , $V_O = 0.4\text{ V}$			-20	μA
$I_I$	$V_{CC} = 5.25\text{ V}$ , $V_I = 5.5\text{ V}$			20	μA
$I_{IH}$	$V_{CC} = 5.25\text{ V}$ , $V_I = 2.7\text{ V}$			20	μA
$I_{IL}$	$V_{CC} = 5.25\text{ V}$ , $V_I = 0.4\text{ V}$			-0.25	mA
$I_O^{\S}$	$V_{CC} = 5.25\text{ V}$ , $V_O = 0.5\text{ V}$	-30	-75	-130	mA
$I_{CC}$	$V_{CC} = 5.25\text{ V}$ , $V_I = 4.5\text{ V}$			145	mA
$C_i$	$V_I = 2\text{ V}$			5	pF
$C_o$	$V_O = 2\text{ V}$			6	pF

## switching characteristics over recommended ranges of supply voltage and operating free-air temperature (unless otherwise noted)



PARAMETER	FROM	TO	TEST CONDITIONS	MIN	TYP <sup>†</sup>	MAX	UNIT
$t_{pd}$	I (2 outputs switching)	O (no feedback)	$R1 = 200\ \Omega$ ,	2	4.5	6	ns
		O (with 1 fast feedback path)	$R2 = 390\ \Omega$ ,	3.5	7	10	ns
		O (with 2 fast feedback paths)	$C_L = 50\text{ pF}$ ,	5	9.5	14	ns
		O (with 3 fast feedback paths)	See Figure 1	6.5	12	18	ns

<sup>†</sup> All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

<sup>‡</sup> I/O leakage is the worse case of  $I_{OZL}$  and  $I_{IL}$  or  $I_{OZH}$  and  $I_{IH}$ .

<sup>§</sup> This parameter approximates  $I_{OQS}$ . The condition  $V_O = 0.5\text{ V}$  takes tester noise into account. Not more than one output should be shorted at a time and duration of the short circuit should not exceed one second.


**PARAMETER MEASUREMENT INFORMATION**




- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. All input pulses have the following characteristics: PRR  $\leq$  1 MHz,  $t_r = t_f = 2$  ns, duty cycle = 50%.

**FIGURE 1**


**TYPICAL CHARACTERISTICS**




**FIGURE 2**



**FIGURE 3**



**FIGURE 4**



**FIGURE 5**

TYPICAL CHARACTERISTICS




FIGURE 6




FIGURE 7