SLLS151D - DECEMBER 1988 - REVISED APRIL 2003

<ul> <li>Meet or Exceed the Requirements of</li></ul>	SN65C1154 N PACKAGE						
TIA/EIA-232-F and ITU Recommendation	SN75C1154 DW, N, OR NS PACKAGE						
V.28	(TOP VIEW)						
<ul> <li>Very Low Power Consumption</li> <li>5 mW Typ</li> </ul>	V <sub>DD</sub> [ 1 20 ] V <sub>CC</sub> 1RA [ 2 19 ] 1RY						
<ul> <li>Wide Driver Supply Voltage</li></ul>	1DY [] 3 18 [] 1DA						
±4.5 V to ±15 V	2RA [] 4 17 ] 2RY						
<ul> <li>Driver Output Slew Rate Limited to</li></ul>	2DY [] 5 16 [] 2DA						
30 V/µs Max	3RA [] 6 15 [] 3RY						
<ul> <li>Receiver Input Hysteresis 1000 mV Typ</li> <li>Push-Pull Receiver Outputs</li> </ul>	3DY [] 7 14 [] 3DA 4RA [] 8 13 [] 4RY						
<ul> <li>Push-Pull Receiver Outputs</li> <li>On-Chip Receiver 1-µs Noise Filter</li> </ul>	4DY [] 9 12 [] 4DA V <sub>SS</sub> [] 10 11 [] GND						

#### description/ordering information

The SN65C1164 and SN75C1154 are low-power BiMOS devices containing four independent drivers and receivers that are used to interface data terminal equipment (DTE) with data circuit-terminating equipment (DCE). These devices are designed to conform to TIA/EIA-232-F. The drivers and receivers of the SN65C1154 and SN75C1154 are similar to those of the SN75C188 quadruple driver and SN75C189A quadruple receiver, respectively. The drivers have a controlled output slew rate that is limited to a maximum of 30 V/ $\mu$ s and the receivers have filters that reject input noise pulses of shorter than 1  $\mu$ s. Both these features eliminate the need for external components.

The SN65C1154 and SN75C1154 have been designed using low-power techniques in a BiMOS technology. In most applications, the receivers contained in these devices interface to single inputs of peripheral devices such as ACEs, UARTs, or microprocessors. By using sampling, such peripheral devices usually are insensitive to the transition times of the input signals. If this is not the case, or for other uses, it is recommended that the SN65C1154 and SN75C1154 receiver outputs be buffered by single Schmitt input gates or single gates of the HCMOS, ALS, or 74F logic families.

TA	PACKAG	€‡	ORDERABLE PART NUMBER	TOP-SIDE MARKING
–40°C to 85°C	PDIP (N)	Tube of 20	SN65C1154N	SN65C1154N
	PDIP (N)	Tube of 20	SN75C1154N	SN75C1154N
0°C to 70°C	SOIC (DW)	Tube of 25	SN75C1154DW	SN75C1154
		Reel of 2500	SN75C1154DWR	311/301134
	SOP (NS)	Reel of 2000	SN75C1154NSR	SN75C1154

#### **ORDERING INFORMATION**

<sup>†</sup> Package drawings, standard packing quantities, thermal data, symbolization, and PCB design guidelines are available at www.ti.com/sc/package.



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 2003, Texas Instruments Incorporated

SLLS151D - DECEMBER 1988 - REVISED APRIL 2003

### logic diagram (positive logic)

Typical of Each Receiver




Typical of Each Driver





SLLS151D - DECEMBER 1988 - REVISED APRIL 2003



# schematics of inputs and outputs

Resistor values shown are nominal.



#### SLLS151D - DECEMBER 1988 - REVISED APRIL 2003

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage: V <sub>DD</sub> (see Note 1)	15 V
V <sub>SS</sub>	
V <sub>CC</sub>	
Input voltage range, V <sub>I</sub> : Driver	$\ldots$ V <sub>SS</sub> to V <sub>DD</sub>
Receiver	
Output voltage range, V <sub>O</sub> :Driver	$(V_{SS} - 6 V)$ to $(V_{DD} + 6 V)$
Receiver	
Package thermal impedance, $\theta_{JA}$ (see Notes 2 and 3): DV	/ package 58°C/W
Ng	backage 69°C/W
NŠ	package 60°C/W
Operating virtual junction temperature, T <sub>J</sub>	150°C
Storage temperature range, T <sub>stg</sub>	
Lead temperature 1,6 mm (1/16 inch) from case for 10 sec	

<sup>†</sup> Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTES: 1. All voltage s are with respect to the network GND terminal.

- 2. Maximum power dissipation is a function of  $T_J(max)$ ,  $\theta_{JA}$ , and  $T_A$ . The maximum allowable power dissipation at any allowable ambient temperature is  $P_D = (T_J(max) T_A)/\theta_{JA}$ . Operating at the absolute maximum  $T_J$  of 150°C can affect reliability.
- 3. The package thermal impedance is calculated in accordance with JESD 51-7.

#### recommended operating conditions

			MIN	NOM	MAX	UNIT
V <sub>DD</sub>	Supply voltage	4.5	12	15	V	
VSS	Supply voltage	-4.5	-12	-15	V	
VCC	Supply voltage	4.5	5	6	V	
VI	Input voltage	Driver	V <sub>SS</sub> + 2		V <sub>DD</sub>	v
VI		Receiver			±25	
VIH	High-level input voltage	Driver	2			V
VIL	Low-level input voltage	Driver			0.8	V
ЮН	High-level output current	Receiver			-1	mA
IOL	High-level output current	Receiver			3.2	mA
ТА	Operating free-air temperature	SN65C1154	-40		85	°C
		0		70	°C	



SLLS151D - DECEMBER 1988 - REVISED APRIL 2003

#### DRIVER SECTION

# electrical characteristics over operating free-air temperature range, $V_{DD}$ = 12 V, $V_{SS}$ = –12 V, $V_{CC}$ = 5 V $\pm 10\%$ (unless otherwise noted)

	PARAMETER		TEST CON	DITIONS		MIN	түр†	MAX	UNIT
Vou	High-level output voltage	V <sub>IL</sub> = 0.8 V,	RL = 3 kΩ,	V <sub>DD</sub> = 5 V,	$V_{SS} = -5 V$	4	4.5		V
Vон	High-level output voltage	See Figure 1	_	V <sub>DD</sub> = 12 V,	$V_{SS} = -12 V$	10	10.8		v
Vei	Low-level output voltage	V <sub>IH</sub> = 2 V,	$V_{IH} = 2 V$ , $R_L = 3 k\Omega$ , $V$		$V_{SS} = -5 V$		-4.4	-4	V
VOL	(see Note 4)	See Figure 1		V <sub>DD</sub> = 12 V,	$V_{SS} = -12 V$		-10.7	-10	v
IН	High-level input current	V <sub>I</sub> = 5 V,	See Figure 2					1	μA
۱ <sub>IL</sub>	Low-level input current	$V_{I} = 0,$	See Figure 2					-1	μA
IOS(H)	High-level short-circuit output current <sup>‡</sup>	V <sub>I</sub> = 0.8 V,	$V_{O} = 0 \text{ or } V_{SS},$	See Figure 1		-7.5	-12	-19.5	mA
IOS(L)	Low-level short-circuit output current <sup>‡</sup>	V <sub>I</sub> = 2 V,	$V_O = 0 \text{ or } V_{DD},$	See Figure 1		7.5	12	19.5	mA
	Supply ourrept from Van	No load,		V <sub>DD</sub> = 5 V,	$V_{SS} = -5 V$		115	250	
ססו	Supply current from VDD	All inputs at 2 V	/ or 0.8 V	V <sub>DD</sub> = 12 V,	$V_{SS} = -12 V$		115	250	μA
	Supply ourropt from Vee	No load,		V <sub>DD</sub> = 5 V,	$V_{SS} = -5 V$		-115	-250	
155	ISS Supply current from VSS All inputs		inputs at 2 V or 0.8 V $V_{DD} = 12 V$ ,				-115	-250	μA
r <sub>o</sub>	Output resistance	V <sub>DD</sub> = V <sub>SS</sub> = V	$V_{\rm CC} = 0$ , $V_{\rm O} = -2$	2 V to 2 V,	See Note 5	300	400		Ω

<sup>†</sup> All typical values are at  $T_A = 25^{\circ}C$ .

<sup>‡</sup> Not more than one output should be shorted at one time.

NOTES: 4. The algebraic convention, where the more positive (less negative) limit is designated as maximum, is used in this data sheet for logic levels only.

5. Test conditions are those specified by TIA/EIA-232-F.

### switching characteristics, V<sub>DD</sub> = 12 V, V<sub>SS</sub> = –12 V, V<sub>CC</sub> = 5 V $\pm$ 10%, T<sub>A</sub> = 25°C (see Figure 3)

					•	-	•
	PARAMETER	TEST CO	NDITIONS	MIN	TYP	MAX	UNIT
<sup>t</sup> PLH	Propagation delay time, low- to high-level output§	$R_L = 3 \text{ to } 7 \text{ k}\Omega,$	CL = 15 pF		1.2	3	μs
<sup>t</sup> PHL	Propagation delay time, high- to low-level output§	$R_L = 3 \text{ to } 7 \text{ k}\Omega,$	CL = 15 pF		2.5	3.5	μs
<sup>t</sup> TLH	Transition time, low- to high-level $\operatorname{output} \P$	$R_L = 3 \text{ to } 7 \text{ k}\Omega,$	CL = 15 pF	0.53	2	3.2	μs
<sup>t</sup> THL	Transition time, high- to low-level $\operatorname{output} \P$	$R_L = 3 \text{ to } 7 \text{ k}\Omega,$	CL = 15 pF	0.53	2	3.2	μs
<sup>t</sup> TLH	Transition time, low- to high-level output <sup>#</sup>	$R_L = 3 \text{ to } 7 \text{ k}\Omega$ ,	CL = 2500 pF		1	2	μs
<sup>t</sup> THL	Transition time, high- to low-level output <sup>#</sup>	$R_L = 3 \text{ to } 7 \text{ k}\Omega$ ,	CL = 2500 pF		1	2	μs
SR	Output slew rate	$R_L = 3 \text{ to } 7 \text{ k}\Omega$ ,	CL = 15 pF	4	10	30	V/µs

§ tPHL and tPLH include the additional time due to on-chip slew rate control and are measured at the 50% points.

¶ Measured between 10% and 90% points of output waveform

<sup>#</sup> Measured between 3 V and –3 V points of output waveform (TIA/EIA-232-F conditions) with all unused inputs tied either high or low



SLLS151D - DECEMBER 1988 - REVISED APRIL 2003

#### **RECEIVER SECTION**

#### electrical characteristics over operating free-air temperature range, $V_{DD} = 12 V$ , $V_{SS} = -12 V$ , $V_{CC}$ = 5 V $\pm$ 10% (unless otherwise noted)

	PARAMETER	TEST CON	DITIONS	MIN	TYP†	MAX	UNIT		
V <sub>IT+</sub>	Positive-going input threshold voltage	See Figure 5		1.7	2.1	2.55	V		
V <sub>IT</sub> _	Negative-going input threshold voltage	See Figure 5	See Figure 5						
V <sub>hys</sub>	Input hysteresis voltage (V <sub>IT+</sub> – V <sub>IT–</sub> )			600	1000		mV		
		$V_{I} = 0.75 V$ , $I_{OH} = -20 \mu A$ ,	See Figure 5 and Note 6	3.5					
Vari	High-level output voltage		V <sub>CC</sub> = 4.5 V	2.8	4.4		V		
VOH	nign-level output voltage	V <sub>I</sub> = 0.75 V, I <sub>OH</sub> = −1 mA, See Figure 5	V <sub>CC</sub> = 5 V	3.8	4.9		`		
			V <sub>CC</sub> = 5.5 V	4.3	5.4				
VOL	Low-level output voltage	VI = 3 V, IOL = 3.2 mA,	See Figure 5		0.17	0.4	V		
	Lich lovel input ourrest	Vj = 25 V		3.6	4.6	8.3	~		
ін	High-level input current	V <sub>I</sub> = 3 V	0.43	0.55	1	mA			
L.		V <sub>I</sub> = -25 V	-3.6	-5	-8.3	mA			
۱L	Low-level input current	V <sub>I</sub> = -3 V	-0.43	-0.55	-1	mA			
IOS(H)	Short-circuit output at high level	$V_{I} = 0.75 V, V_{O} = 0,$	See Figure 4		-8	-15	mA		
IOS(L)	Short-circuit output at low level	$V_I=V_{CC},\qquad V_O=V_{CC},$	See Figure 4		13	25	mA		
laa	Supply current from V = =	No load,	$V_{DD} = 5 V$ , $V_{SS} = -5 V$	400 600		600	μA		
lcc	Supply current from $V_{CC}$	All inputs at 0 or 5 V	$V_{DD} = 12 \text{ V},  V_{SS} = -12 \text{ V}$		400	600	μΑ		

<sup>†</sup> All typical values are at  $T_A = 25^{\circ}C$ . NOTE 6: If the inputs are left unconnected, the receiver interprets this as an input low and the receiver outputs will remain in the high state.

#### switching characteristics, V\_{DD} = 12 V, V\_{SS} = –12 V, V\_{CC} = 5 V $\pm$ 10%, T\_A = 25°C


	PARAMETER	T	EST CONDITIO	MIN	TYP	MAX	UNIT	
<sup>t</sup> PLH	Propagation delay time, low- to high-level output	C <sub>L</sub> = 50 pF,	$R_L = 5 k\Omega$ ,	See Figure 6		3	4	μs
<sup>t</sup> PHL	Propagation delay time, high- to low-level output	C <sub>L</sub> = 50 pF,	$R_L = 5 k\Omega$ ,	See Figure 6		3	4	μs
<sup>t</sup> TLH	Transition time, low- to high-level output	C <sub>L</sub> = 50 pF,	$R_L = 5 k\Omega$ ,	See Figure 6		300	450	ns
t⊤HL	Transition time, high- to low-level output	C <sub>L</sub> = 50 pF,	$R_L = 5 k\Omega$ ,	See Figure 6		100	300	ns
<sup>t</sup> w(N)	Duration of longest pulse rejected as noise‡	C <sub>L</sub> = 50 pF,	$R_L = 5 k\Omega$		1		4	μs

<sup>‡</sup> The receiver ignores any positive- or negative-going pulse that is less than the minimum value of t<sub>w(N)</sub> and accepts any positive- or negative-going pulse greater than the maximum of  $t_{W(N)}$ .



SLLS151D - DECEMBER 1988 - REVISED APRIL 2003

#### PARAMETER MEASUREMENT INFORMATION




TEST CIRCUIT

Vss =

-

**VOLTAGE WAVEFORMS** 



#### Figure 3. Driver Test Circuit and Voltage Waveforms

tTHL →





Figure 4. Receiver Test Circuit (IOSH, IOSL)







3 V

0 V


VOH


VOL

– <sup>t</sup>TLH

SLLS151D - DECEMBER 1988 - REVISED APRIL 2003







#### Figure 6. Receiver Test Circuit and Voltage Waveforms





24-Aug-2018

### PACKAGING INFORMATION

Orderable Device	Status (1)	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish (6)	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
SN65C1154N	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	SN65C1154N	Samples
SN65C1154NE4	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-40 to 85	SN65C1154N	Samples
SN75C1154DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75C1154	Samples
SN75C1154DWR	ACTIVE	SOIC	DW	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	0 to 70	SN75C1154	Samples
SN75C1154N	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN75C1154N	Samples
SN75C1154NE4	ACTIVE	PDIP	Ν	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	0 to 70	SN75C1154N	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW**: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> RoHS: TI defines "RoHS" to mean semiconductor products that are compliant with the current EU RoHS requirements for all 10 RoHS substances, including the requirement that RoHS substance do not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, "RoHS" products are suitable for use in specified lead-free processes. TI may reference these types of products as "Pb-Free".

**RoHS Exempt:** TI defines "RoHS Exempt" to mean products that contain lead but are compliant with EU RoHS pursuant to a specific EU RoHS exemption.

Green: TI defines "Green" to mean the content of Chlorine (CI) and Bromine (Br) based flame retardants meet JS709B low halogen requirements of <=1000ppm threshold. Antimony trioxide based flame retardants must also meet the <=1000ppm threshold requirement.

<sup>(3)</sup> MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

<sup>(5)</sup> Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.



www.ti.com

# PACKAGE OPTION ADDENDUM

24-Aug-2018

<sup>(6)</sup> Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:**The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


# PACKAGE MATERIALS INFORMATION

www.ti.com

Texas Instruments

#### TAPE AND REEL INFORMATION





## QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



1	All dimensions are nominal												
	Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
	SN75C1154DWR	SOIC	DW	20	2000	330.0	24.4	10.8	13.3	2.7	12.0	24.0	Q1

TEXAS INSTRUMENTS

www.ti.com

# PACKAGE MATERIALS INFORMATION

14-Feb-2019



\*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN75C1154DWR	SOIC	DW	20	2000	350.0	350.0	43.0

# N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- $\triangle$  The 20 pin end lead shoulder width is a vendor option, either half or full width.



# **DW0020A**



# **PACKAGE OUTLINE**

### SOIC - 2.65 mm max height

SOIC



NOTES:

- 1. All linear dimensions are in millimeters. Dimensions in parenthesis are for reference only. Dimensioning and tolerancing per ASME Y14.5M. 2. This drawing is subject to change without notice. 3. This dimension does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not
- exceed 0.15 mm per side.
- 4. This dimension does not include interlead flash. Interlead flash shall not exceed 0.43 mm per side.
- 5. Reference JEDEC registration MS-013.



# DW0020A

# **EXAMPLE BOARD LAYOUT**

### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

6. Publication IPC-7351 may have alternate designs.

7. Solder mask tolerances between and around signal pads can vary based on board fabrication site.



# DW0020A

# **EXAMPLE STENCIL DESIGN**

### SOIC - 2.65 mm max height

SOIC



NOTES: (continued)

- 8. Laser cutting apertures with trapezoidal walls and rounded corners may offer better paste release. IPC-7525 may have alternate design recommendations.
- 9. Board assembly site may have different recommendations for stencil design.



#### IMPORTANT NOTICE AND DISCLAIMER

TI PROVIDES TECHNICAL AND RELIABILITY DATA (INCLUDING DATASHEETS), DESIGN RESOURCES (INCLUDING REFERENCE DESIGNS), APPLICATION OR OTHER DESIGN ADVICE, WEB TOOLS, SAFETY INFORMATION, AND OTHER RESOURCES "AS IS" AND WITH ALL FAULTS, AND DISCLAIMS ALL WARRANTIES, EXPRESS AND IMPLIED, INCLUDING WITHOUT LIMITATION ANY IMPLIED WARRANTIES OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE OR NON-INFRINGEMENT OF THIRD PARTY INTELLECTUAL PROPERTY RIGHTS.

These resources are intended for skilled developers designing with TI products. You are solely responsible for (1) selecting the appropriate TI products for your application, (2) designing, validating and testing your application, and (3) ensuring your application meets applicable standards, and any other safety, security, or other requirements. These resources are subject to change without notice. TI grants you permission to use these resources only for development of an application that uses the TI products described in the resource. Other reproduction and display of these resources is prohibited. No license is granted to any other TI intellectual property right or to any third party intellectual property right. TI disclaims responsibility for, and you will fully indemnify TI and its representatives against, any claims, damages, costs, losses, and liabilities arising out of your use of these resources.

TI's products are provided subject to TI's Terms of Sale (www.ti.com/legal/termsofsale.html) or other applicable terms available either on ti.com or provided in conjunction with such TI products. TI's provision of these resources does not expand or otherwise alter TI's applicable warranties or warranty disclaimers for TI products.

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2019, Texas Instruments Incorporated