



FET-Input Electrometer OPERATIONAL AMPLIFIER

FEATURES

- ULTRA-LOW BIAS CURRENT: 0.075pA max
- LOW POWER: 1.5mA max
- LOW OFFSET: 1mV max
- LOW DRIFT: 15 μ V/ $^{\circ}$ C max
- LOW COST
- REPLACES ANALOG DEVICES AD515

APPLICATIONS


- pH SENSORS
- INTEGRATORS
- TEST EQUIPMENT
- ELECTRO-OPTICS
- CHARGE AMPLIFIERS
- GAS DETECTORS

DESCRIPTION

The Burr-Brown AD515 is a monolithic pin-for-pin replacement for the hybrid Analog Devices AD515 ultra-low bias current operational amplifier.

Laser-trimmed offset voltage and very-low bias current are important features of this popular amplifier. Monolithic construction allows lower cost and higher reliability than hybrid designs.

The AD515 is available in three electrical grades; all are specified over 0°C to +70°C and supplied in a TO-99 hermetic package.



SPECIFICATIONS

ELECTRICAL

At $V_{CC} = \pm 15VDC$ and $T_A = +25^\circ C$ unless otherwise noted. Pin 8 connected to ground.

PARAMETER	CONDITIONS	AD515J			AD515K			AD515L			UNITS
		MIN	Typ	MAX	MIN	Typ	MAX	MIN	Typ	MAX	
OPEN-LOOP GAIN, DC											
Open-Loop Voltage Gain ⁽¹⁾	$R_L \geq 2k\Omega$ $R_L \geq 10k\Omega$ $T_{MIN} \text{ to } T_{MAX}$, $R_L = 2k$	20k 40k 15k			40k 100k 40k			25k 50k 25k			V/V V/V V/V
RATED OUTPUT											
Voltage Output: $R_L = 2k\Omega$ $R_L = 10k\Omega$	$T_{MIN} \text{ to } T_{MAX}$ $T_{MIN} \text{ to } T_{MAX}$	± 10 ± 12	± 12 ± 13		*	*		*	*	*	V V
Load Capacitance Stability	$Gain = +1$	10	25	50	*	*		*	*	*	pF mA
SHORT CIRCUIT CURRENT											
FREQUENCY RESPONSE											
Unity Gain, Small Signal											kHz
Full Power Response	$20V \text{ p-p},$ $R_L = 2k$	5	16	350	*	*		*	*	*	kHz
Slew Rate	$V_o = \pm 10V,$ $R_L = 2k,$ $Gain = -1$	0.3	1.0	100	*	*		*	*	*	V/ μ s
Overload Recovery	$Gain = -1$		16		*	*		*	*	*	μ s
INPUT											
OFFSET VOLTAGE⁽²⁾											
Input Offset Voltage	$V_{CM} = 0VDC$			0.4	3.0		*	1.0		1.0	mV
Average Drift	$T_{MIN} \text{ to } T_{MAX}$			86	50	80		15	74	25	μ V/C
Supply Rejection	$T_{MIN} \text{ to } T_{MAX}$	68	400				100			200	dB
BIAS CURRENT⁽²⁾											
Input Bias Current	$V_{CM} = 0VDC$				300			150			fA
Either Input											
IMPEDANCE											
Differential				$10^{13} \parallel 1.6$			*				$\Omega \parallel \text{pF}$
Common-Mode				$10^{15} \parallel 0.8$			*				$\Omega \parallel \text{pF}$
VOLTAGE RANGE⁽³⁾											
Differential Input Range				± 20			*				V
Common-Mode Input Range				± 10	± 11		*				V
Common-Mode Rejection	$V_{IN} = \pm 10VDC$	66	94		80		*		70		dB
NOISE											
Voltage: 0.1Hz to 10Hz					4.0			*			μ V p-p
$f_0 = 10Hz$					75			*			$nV/\sqrt{\text{Hz}}$
$f_0 = 100Hz$					55			*			$nV/\sqrt{\text{Hz}}$
$f_0 = 1kHz$					50			*			$nV/\sqrt{\text{Hz}}$
Current: 0.1Hz to 10Hz					0.003			*			pA p-p
$f_0 = 10Hz \text{ to } 10kHz$					0.01			*			pA rms
POWER SUPPLY											
Rated Voltage					± 15			*			VDC
Voltage Range, -Derated Performance					± 5	± 18		*			VDC
Current, Quiescent	$I_o = 0mADC$		0.8		0.8	1.5		*			mA
TEMPERATURE RANGE											
Specification Range	Ambient temp.	0		+70		*		*		*	°C
Storage	Ambient temp.	-65		+150		*		*		*	°C


* Specification same as AD515J.

NOTES: (1) With or without nulling of V_{os} . (2) Offset voltage, offset current, and bias current are measured with the units fully warmed up. (3) If it is possible for the input voltage to exceed the supply voltage, a series protection resistor should be added to limit input current to 0.5mA. The input devices can withstand overload currents of 0.3mA indefinitely without damage.

ORDERING INFORMATION

Basic model number	AD515	X	H
Performance grade			
J, K, L = 0°C to +70°C			
Package code			
H = TO-99 metal can			

CONNECTION DIAGRAM




ABSOLUTE MAXIMUM RATINGS

Supply	±18VDC
Internal Power Dissipation ⁽¹⁾	500mW
Differential Input Voltage ⁽²⁾	±36VDC
Input Voltage Range ⁽³⁾	±18VDC
Storage Temperature Range	-65°C to +150°C
Operating Temperature Range	-55°C to +125°C
Lead Temperature (soldering, 10 seconds)	+300°C
Output Short Circuit Duration ⁽³⁾	Continuous
Junction Temperature	+175°C



NOTES: (1) Packages must be derated based on $\theta_{JC} = 150^\circ\text{C}/\text{W}$ or $\theta_{JA} = 200^\circ\text{C}/\text{W}$. (2) For supply voltages less than ±18VDC the absolute maximum input voltage is equal to the supply voltage. (3) Short circuit may be to power supply common only. Rating applies to +25°C ambient. Observe dissipation limit and T_J .

MECHANICAL




TYPICAL PERFORMANCE CURVES


$T_A = +25^\circ\text{C}$, $V_{CC} = \pm 15\text{VDC}$ unless otherwise noted.



POWER SUPPLY REJECTION vs FREQUENCY



COMMON-MODE REJECTION vs FREQUENCY



APPLICATIONS INFORMATION

OFFSET VOLTAGE ADJUSTMENT




FIGURE 1. Offset Voltage Trim.

INPUT PROTECTION

The AD515 requires input protection only if the source is not current limited. Limiting input current to 0.5mA with a series resistor is recommended when input voltage exceeds supply voltage.

Static damage can cause subtle changes in amplifier input characteristics without necessarily destroying the device. In precision operational amplifiers (both bipolar and FET types), this may cause a noticeable degradation of offset voltage and drift.

Static protection is recommended when handling any precision IC operational amplifier.

GUARDING AND SHIELDING

As in any situation where high impedances are involved, careful shielding is required to reduce "hum" pickup in input leads. If large feedback resistors are used, they should also be shielded along with the external input circuitry.

Leakage currents across printed circuit boards can easily exceed the bias current of the AD515. To avoid leakage problems, it is recommended that the signal input lead of the AD515 be wired to a Teflon standoff. If the lead is to be soldered directly into a printed circuit board, utmost care must be used in planning the board layout.

A "guard" pattern should completely surround the high impedance input leads and should be connected to a low impedance point which is at the signal input potential. The amplifier case should be connected to any input shield or guard via pin 8. This insures that the amplifier itself is fully surrounded by guard potential, minimizing both leakage and noise pickup (see Figure 2).




FIGURE 2. Connection of Input Guard.