

TP65H070G4LSGB

650V SuperGaN® GaN FET in PQFN (source tab)

Description

The TP65H070G4LSGB 650V, $72m\Omega$ Gallium Nitride (GaN) FET is a normally-off device. It combines state-of-the-art high voltage GaN HEMT and low voltage silicon MOSFET technologies—offering superior reliability and performance.

The Gen IV SuperGaN® platform uses advanced epi and patented design technologies to simplify manufacturability while improving efficiency over silicon via lower gate charge, output capacitance, crossover loss, and reverse recovery charge

Related Literature

- Recommended External Circuitry for GaN FETs
- Printed Circuit Board Layout and Probing
- Recommendations for Vapor Phase Reflow
- Paralleling GaN FETs
- PQFN Tape and Reel Information
- Low cost driver solution

Ordering Information


Part Number	Package	Package Configuration
TP65H070G4LSGB-TR	8x8 PQFN	Source


^{* &}quot;-TR" suffix refers to tape and reel. Refer to ANO012 for details.

TP65H070G4LSGB PQFN

(Bottom view)







Cascode Schematic Symbol

Cascode Device Structure

Features

- Gen IV technology
- JEDEC-qualified GaN technology
- Dynamic R_{DS(on)eff} production tested
- Robust design, defined by
 - Wide gate safety margin
 - Transient over-voltage capability
- Very low QRR
- Reduced crossover loss
- RoHS compliant and Halogen-free packaging

Benefits

- Achieves increased efficiency in both hard- and soft-switched circuits
 - Increased power density
 - Reduced system size and weight
 - Overall lower system cost
- Easy to drive with commonly-used gate drivers
- GSD pin layout improves high speed design

Applications

- Datacom
- Broad industrial
- PV inverter
- Servo motor
- Consumer
- Computing







^{*} Dynamic on-resistance; see Figures 18 and 19

Absolute Maximum Ratings (T_o=25 °C unless otherwise stated.)

Symbol	Parameter	Limit Value	Unit	
V_{DSS}	Drain to source voltage (T _J = -55°C to 1	Drain to source voltage (T _J = -55 °C to 150 °C)		
V _{DSS(TR)}	Transient drain to source voltage (a)	Transient drain to source voltage (a)		
V _{GSS}	Gate to source voltage	±20		
P _D	Maximum power dissipation @Tc=25°C	96	W	
1	I _D Continuous drain current @T _C =25 °C ^(b) Continuous drain current @T _C =100 °C ^(b)		29	A
ID			18.4	A
I _{DM}	Pulsed drain current (pulse width: 10µs	Pulsed drain current (pulse width: 10µs)		A
Tc	Operating temperature	Case	-55 to +150	°C
Тл	 Operating temperature 	Junction	-55 to +150	°C
Ts	Storage temperature	orage temperature		°C
T _{SOLD}	Reflow soldering temperature (c)		260	°C

Notes:

Thermal Resistance


Symbol	Parameter	Typical	Unit
Rejc	Junction-to-case	1	°C/W
Roja	Junction-to-ambient	62	°C/W

a. In off-state, spike duration <30 µs, non-repetitive

b. For increased stability at high current operation, see Circuit Implementation on page ${\bf 3}$

c. Reflow MSL3

Circuit Implementation



Simplified Half-bridge Schematic (See also on Figure 13)

For additional gate driver options/configurations, please see Application Note <u>Recommended External Circuitry for GaN FETs</u>

Layout Recommendations

Gate Loop:

- Gate Driver: SiLab Si823x/Si827x
- Keep gate loop compact
- Minimize coupling with power loop

Power loop: (For reference see page 13)

- Minimize power loop path inductance
- Minimize switching node coupling with high and low power plane
- Add DC bus snubber to reduce to voltage ringing
- Add Switching node snubber for high current operation

Recommended gate drive: (0V, 12V) with R_G= 50Ω

Gate Ferrite Bead (FB1)	Required DC Link RC Snubber (RC _{DCL}) (d)	Recommended Switching Node RC Snubber (RC _{SN}) (e)
200 – 300Ω at 100MHz	10nF + 5Ω	Not necessary (e)

Notes:

- d. RCDCL should be placed as close as possible to the drain pin
- e. $RC_{\mbox{\tiny SN}}$ (68pF + 15 $\!\Omega)$ is needed only if $R_{\mbox{\tiny G}}$ is smaller than recommendations

Electrical Parameter (T,=25 °C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions
Forward	Forward Device Characteristics					
$V_{(BL)DSS}$	Drain-source voltage	650	_	_	V	V _{GS} =0V
$V_{\text{GS(th)}}$	Gate threshold voltage	3.2	4	4.6	V	V _{DS} =V _{GS} , I _D =0.7mA
D	Drain course on registance (f)	_	72	85	0	V _{GS} =10V, I _D =16A,T _J =25°C
R _{DS(on)eff}	Drain-source on-resistance (f)	_	148	_	mΩ	V _{GS} =10V, I _D =16A, T _J =150°C
1	Drain to course leakers ourrent	_	3	30		V _{DS} =650V, V _{GS} =0V, T _J =25°C
I _{DSS}	Drain-to-source leakage current	_	12	_	μA	V _{DS} =650V, V _{GS} =0V, T _J =150°C
	Gate-to-source forward leakage current	_	_	100	A	V _{GS} =20V
I _{GSS}	Gate-to-source reverse leakage current	_	_	-100	nA	V _{GS} =-20V
C _{ISS}	Input capacitance	_	600	_		V _{GS} =0V, V _{DS} =400V, <i>f</i> =1MHz
Coss	Output capacitance	_	74	_	pF	
C _{RSS}	Reverse transfer capacitance	_	2	_		
C _{O(er)}	Output capacitance, energy related (g)	_	109	_	pF	V _{GS} =0V, V _{DS} =0V to 400V
$C_{O(tr)}$	Output capacitance, time related (h)	_	200	_	рг	
Q _G	Total gate charge	_	8.4	_		V_{DS} =400V, V_{GS} =0V to 10V, I_{D} =16A
Q_{GS}	Gate-source charge	_	3.3	_	nC	
Q_{GD}	Gate-drain charge	_	2.3	_		
Qoss	Output charge	_	78	_	nC	V _{GS} =0V, V _{DS} =0V to 400V
t _{D(on)}	Turn-on delay	_	27	_		$V_{DS}{=}400V,V_{GS}{=}0V$ to 12V, $I_{D}{=}16A,R_{G}{=}50\Omega$
t _R	Rise time	_	9	_	ns	
$t_{\text{D(off)}}$	Turn-off delay	_	71	_		
t _F	Fall time	_	6.5	_		

Notes:

f. Dynamic on-resistance; see Figures 5 and 6 for test circuit and conditions

g. Equivalent capacitance to give same stored energy as $V_{\mbox{\tiny DS}}$ rises from 0V to 400V

h. Equivalent capacitance to give same charging time as $V_{\mbox{\tiny DS}}$ rises from OV to 400V

Electrical Parameters (T₂=25 °C unless otherwise stated)

Symbol	Parameter	Min	Тур	Max	Unit	Test Conditions	
Reverse D	Reverse Device Characteristics						
Is	Reverse current	_	_	16	А	V _{GS} =0V, T _C =100°C, ≤25% duty cycle	
M	Dovorco voltogo (i)	_	2.2	2.6	V	V _{GS} =0V, I _S =16A	
V _{SD}	Reverse voltage (i)	_	1.6	1.9	V	V _{GS} =0V, I _S =8A	
t _{RR}	Reverse recovery time	-	34	_	ns	I _S =16A, V _{DD} =400V,	
Q_{RR}	Reverse recovery charge (i)	_	0	_	nC	di/dt=1000A/ms	
(di/dt) _{RDMC}	Reverse diode di/dt (k)	_	_	1900	A/µs		


Notes:

i. Includes dynamic $R_{\mbox{\tiny DS(on)}}$ effect

j. Excludes Qoss

k. Reverse conduction di/dt will not exceed this max value with recommended $R_{\mbox{\tiny G}}$

Typical Characteristics (T_c=25 °C unless otherwise stated)








Figure 1. Typical Output Characteristics T_J=25 °C

Parameter: V_{GS}

Figure 2. Typical Output Characteristics T_J=150 °C

Parameter: V_{GS}









Figure 4. Normalized On-resistance $I_D=16A,\ V_{GS}=10V$

Typical Characteristics (T_c=25 °C unless otherwise stated)







Figure 5. Typical Capacitance V_{GS} =0V, f=1MHz

Figure 6. Typical Coss Stored Energy







Figure 7. Typical Qoss

Figure 8. Typical Gate Charge

I_{DS}=16A, V_{DS}=400V

Typical Characteristics (T_c=25 °C unless otherwise stated)







Figure 9. Power Dissipation

Figure 10. Current Derating

Pulse width $\leq 10 \mu s$, $V_{GS} \geq 10 V$






Figure 11. Forward Characteristics of Rev. Diode

Is=f(V_{SD}), parameter: T_J

Figure 12. Transient Thermal Resistance

Typical Characteristics (T₀=25 °C unless otherwise stated)




Figure 13. Safe Operating Area Tc=25°C

Test Circuits and Waveforms




Figure 14. Switching Time Test Circuit

(see circuit implementation on page 3 for methods to ensure clean switching)




Figure 15. Switching Time Waveform




Figure 16. Diode Characteristics Test Circuit




Figure 17. Diode Recovery Waveform




Figure 18. Dynamic R_{DS(on)eff} Test Circuit




Figure 19. Dynamic R_{DS(on)eff} Waveform

Design Considerations

The fast switching of GaN devices reduces current-voltage crossover losses and enables high frequency operation while simultaneously achieving high efficiency. However, taking full advantage of the fast switching characteristics of GaN switches requires adherence to specific PCB layout guidelines and probing techniques.

Before evaluating Renesas GaN devices, see application note Printed Circuit Board Layout and Probing for GaN Power Switches. The table below provides some practical rules that should be followed during the evaluation.


When Evaluating Renesas GaN Devices:


DO	DO NOT
Minimize circuit inductance by keeping traces short,	Twist the pins of TO-220 or TO-247 to accommodate GDS
both in the drive and power loop	board layout
Minimize lead length of TO-220 and TO-247 package	Use long traces in drive circuit, long lead length of the
when mounting to the PCB	devices
Use shortest sense loop for probing; attach the probe	Use differential mode probe or probe ground clip with long
and its ground connection directly to the test points	wire
See Printed Circuit Board Layout and Probing	


GaN Design Resources

The complete technical library of GaN design tools can be found at Renesasusa.com/design:

- Reference designs
- Evaluation kits
- Application notes
- Design guides
- Simulation models
- Technical papers and presentations







Mechanical