

14-Bit, 80MSPS Low Power Quad ADC

FEATURES

- 4-Channel Simultaneous Sampling ADC
- 73dB SNR
- 88dB SFDR
- Low Power: 96mW per Channel
- Single 1.8V Supply
- Serial LVDS Outputs: 1 or 2 Bits per Channel
- Selectable Input Ranges: 1V_{P-P} to 2V_{P-P}
- 800MHz Full Power Bandwidth S/H
- Shutdown and Nap Modes
- Serial SPI Port for Configuration
- Internal Bypass Capacitance, No External Components
- 140-Pin (11.25mm × 9mm) BGA Package

APPLICATIONS

- Automotive
- Communications
- Cellular Base Stations
- Software Defined Radios
- Portable Medical Imaging
- Multichannel Data Acquisition
- Nondestructive Testing

DESCRIPTION

The LTM[®]2173-14 is a 4-channel, simultaneous sampling 14-bit A/D converter designed for digitizing high frequency, wide dynamic range signals. AC performance includes 73dB SNR and 88dB spurious free dynamic range (SFDR). Low power consumption per channel reduces heat in high channel count applications. Integrated bypass capacitance and flow-through pinout reduces overall board space requirements.


DC specs include ±1LSB INL (typ), ±0.3LSB DNL (typ) and no missing codes over temperature. The transition noise is a low 1.2LSB_{RMS}.

The digital outputs are serial LVDS to minimize the number of data lines. Each channel outputs two bits at a time (2-lane mode). At lower sampling rates there is a one bit per channel option (1-lane mode).


The ENC⁺ and ENC⁻ inputs may be driven differentially or single-ended with a sine wave, PECL, LVDS, TTL, or CMOS inputs. An internal clock duty cycle stabilizer allows high performance at full speed for a wide range of clock duty cycles.

All registered trademarks and trademarks are the property of their respective owners.

TYPICAL APPLICATION



LTM2173-14, 80MSPS,
2-Tone FFT, $f_{IN} = 70\text{MHz}$ and 75MHz



LTM2173-14

ABSOLUTE MAXIMUM RATINGS

(Notes 1, 2)

Supply Voltages

V_{DD} , OV_{DD} -0.3V to 2V

Analog Input Voltage (A_{IN}^+ , A_{IN}^- ,
PAR/ \overline{SER} , SENSE) (Note 3)..... -0.3V to (V_{DD} + 0.2V)

Digital Input Voltage (ENC^+ , ENC^- , \overline{CS} ,
SDI, SCK) (Note 4)..... -0.3V to 3.9V

SDO (Note 4)..... -0.3V to 3.9V


Digital Output Voltage..... -0.3V to (OV_{DD} + 0.3V)

Operating Temperature Range

LTM2173..... -40°C to 105°C

Storage Temperature Range -55°C to 125°C

PIN CONFIGURATION



ORDER INFORMATION <http://www.linear.com/product/LTM2173-14#orderinfo>

LEAD FREE FINISH	TRAY	PART MARKING*	PACKAGE DESCRIPTION	TEMPERATURE RANGE
LTM2173HY-14#PBF	LTM2173HY-14#PBF	LTM2173Y14	140-Lead (11.25mm × 9mm × 2.72mm) BGA	-40°C to 105°C

- Device temperature grade is indicated by a label on the shipping container.
- Pad or ball finish code is per IPC/JEDEC J-STD-609.
- Terminal Finish Part Marking: www.linear.com/leadfree
- This product is not recommended for second side reflow. For more information, go to www.linear.com/BGA-assy

- Recommended BGA PCB Assembly and Manufacturing Procedures: www.linear.com/umodule/pcbassembly
- BGA Package and Tray Drawings: www.linear.com/packaging
- This product is moisture sensitive. For more information, go to: www.linear.com/BGA-assy

CONVERTER CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. (Note 5)

PARAMETER	CONDITIONS		LTM2173-14			UNITS
			MIN	TYP	MAX	
Resolution (No Missing Codes)		●	14			Bits
Integral Linearity Error	Differential Analog Input (Note 6)	●	-2.75	± 1	2.75	LSB
Differential Linearity Error	Differential Analog Input	●	-0.8	± 0.3	0.8	LSB
Offset Error	(Note 7)	●	-12	± 3	12	mV
Gain Error	Internal Reference External Reference	●	-2.6	-1.3 -1.3	0	%FS %FS
Offset Drift				± 20		$\mu\text{V}/^\circ\text{C}$
Full-Scale Drift	Internal Reference External Reference			± 35 ± 25		ppm/ $^\circ\text{C}$ ppm/ $^\circ\text{C}$
Gain Matching	External Reference			± 0.2		%FS
Offset Matching				± 3		mV
Transition Noise	External Reference			1.2		LSB_{RMS}

ANALOG INPUT

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
V_{IN}	Analog Input Range ($A_{\text{IN}}^+ - A_{\text{IN}}^-$)	$1.7\text{V} < V_{\text{DD}} < 1.9\text{V}$	●		1 to 2		$V_{\text{P-P}}$
$V_{\text{IN(CM)}}$	Analog Input Common Mode ($A_{\text{IN}}^+ + A_{\text{IN}}^-$)/2	Differential Analog Input (Note 8)	●	$V_{\text{CM}} - 100\text{mV}$	V_{CM}	$V_{\text{CM}} + 100\text{mV}$	V
V_{SENSE}	External Voltage Reference Applied to SENSE	External Reference Mode	●	0.625	1.250	1.300	V
I_{INCM}	Analog Input Common Mode Current	Per Pin, 80Msps			100		μA
I_{IN1}	Analog Input Leakage Current	$0 < A_{\text{IN}}^+, A_{\text{IN}}^- < V_{\text{DD}}$, No Encode	●	-1		1	μA
I_{IN2}	PAR/SER Input Leakage Current	$0 < \text{PAR/SER} < V_{\text{DD}}$	●	-3		3	μA
I_{IN3}	SENSE Input Leakage Current	$0.625 < \text{SENSE} < 1.3\text{V}$	●	-6		6	μA
t_{AP}	Sample-and-Hold Acquisition Delay Time				0		ns
t_{JITTER}	Sample-and-Hold Acquisition Delay Jitter				0.15		pS_{RMS}
CMRR	Analog Input Common Mode Rejection Ratio				80		dB
BW-3B	Full-Power Bandwidth	Figure 6 Test Circuit			800		MHz

DYNAMIC ACCURACY The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. $A_{IN} = -1\text{dBFS}$. (Note 5)

SYMBOL	PARAMETER	CONDITIONS	LTM2173-14			UNITS
			MIN	TYP	MAX	
SNR	Signal-to-Noise Ratio	5MHz Input	●	69.7	73	dBFS
		70MHz Input			72.9	
		140MHz Input			72.5	
SFDR	Spurious Free Dynamic Range 2nd or 3rd Harmonic	5MHz Input	●	74	88	dBFS
		70MHz Input			85	
		140MHz Input			82	
	Spurious Free Dynamic Range 4th Harmonic or Higher	5MHz Input	●	82	90	dBFS
70MHz Input	90					
140MHz Input	90					
S/(N+D)	Signal-to-Noise Plus Distortion Ratio	5MHz Input	●	69.6	72.9	dBFS
		70MHz Input			72.6	
		140MHz Input			72	
	Crosstalk, Near Channel	10MHz Input (Note 12)			-90	dBc
	Crosstalk, Far Channel	10MHz Input (Note 12)			-105	dBc

INTERNAL REFERENCE CHARACTERISTICS The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. $A_{IN} = -1\text{dBFS}$. (Note 5)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
V_{CM} Output Voltage	$I_{OUT} = 0$	$0.5 \cdot V_{DD} - 25\text{mV}$	$0.5 \cdot V_{DD}$	$0.5 \cdot V_{DD} + 25\text{mV}$	V
V_{CM} Output Temperature Drift			± 25		ppm/ $^\circ\text{C}$
V_{CM} Output Resistance	$-600\mu\text{A} < I_{OUT} < 1\text{mA}$		4		Ω
V_{REF} Output Voltage	$I_{OUT} = 0$	1.225	1.250	1.275	V
V_{REF} Output Temperature Drift			± 25		ppm/ $^\circ\text{C}$
V_{REF} Output Resistance	$-400\mu\text{A} < I_{OUT} < 1\text{mA}$		7		Ω
V_{REF} Line Regulation	$1.7\text{V} < V_{DD} < 1.9\text{V}$		0.6		mV/V

DIGITAL INPUTS AND OUTPUTS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
ENCODE INPUTS (ENC⁺, ENC⁻)							
V _{ID}	Differential Input Voltage	(Note 8)	●	0.2			V
V _{ICM}	Common Mode Input Voltage	Internally Set Externally Set (Note 8)	●	1.1	1.2	1.6	V V
V _{IN}	Input Voltage Range	ENC ⁺ , ENC ⁻ to GND	●	0.2		3.6	V
R _{IN}	Input Resistance	(See Figure 10)			10		kΩ
C _{IN}	Input Capacitance				3.5		pF
DIGITAL INPUTS (CS, SDI, SCK in Serial or Parallel Programming Mode. SDO in Parallel Programming Mode)							
V _{IH}	High Level Input Voltage	V _{DD} = 1.8V	●	1.3			V
V _{IL}	Low Level Input Voltage	V _{DD} = 1.8V	●			0.6	V
I _{IN}	Input Current	V _{IN} = 0V to 3.6V	●	-10		10	μA
C _{IN}	Input Capacitance				3		pF
SDO OUTPUT (Serial Programming Mode. Open-Drain Output. Requires 2kΩ Pull-Up Resistor if SDO Is Used)							
R _{OL}	Logic Low Output Resistance to GND	V _{DD} = 1.8V, SDO = 0V			200		Ω
I _{OH}	Logic High Output Leakage Current	SDO = 0V to 3.6V	●	-10		10	μA
C _{OUT}	Output Capacitance				3		pF
DIGITAL DATA OUTPUTS							
V _{OD}	Differential Output Voltage	100Ω Differential Load, 3.5mA Mode	●	247	350	454	mV
		100Ω Differential Load, 1.75mA Mode	●	125	175	250	mV
V _{OS}	Common Mode Output Voltage	100Ω Differential Load, 3.5mA Mode	●	1.125	1.250	1.375	V
		100Ω Differential Load, 1.75mA Mode	●	1.125	1.250	1.375	V
R _{TERM}	On-Chip Termination Resistance	Termination Enabled, 0V _{DD} = 1.8V			100		Ω

LTM2173-14

POWER REQUIREMENTS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. (Note 9)

SYMBOL	PARAMETER	CONDITIONS	LTM2173-14			UNITS	
			MIN	TYP	MAX		
V_{DD}	Analog Supply Voltage	(Note 10)	●	1.7	1.8	1.9	V
OV_{DD}	Output Supply Voltage	(Note 10)	●	1.7	1.8	1.9	V
I_{VDD}	Analog Supply Current	Sine Wave Input	●		189	205	mA
I_{OVDD}	Digital Supply Current	2-Lane Mode, 1.75mA Mode	●		25	29	mA
		2-Lane Mode, 3.5mA Mode	●		47	52	mA
P_{DISS}	Power Dissipation	2-Lane Mode, 1.75mA Mode	●		385	421	mW
		2-Lane Mode, 3.5mA Mode	●		425	462	mW
P_{SLEEP}	Sleep Mode Power				1		mW
P_{NAP}	Nap Mode Power				85		mW
$P_{DIFFCLK}$	Power Decrease With Single-Ended Encode Mode Enabled (No Decrease for Sleep Mode)				20		mW

TIMING CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. (Note 5)

SYMBOL	PARAMETER	CONDITIONS	LTM2173-14			UNITS	
			MIN	TYP	MAX		
f_S	Sampling Frequency	(Notes 10,11)	●	5		80	MHz
t_{ENCL}	ENC Low Time (Note 8)	Duty Cycle Stabilizer Off	●	5.93	6.25	100	ns
		Duty Cycle Stabilizer On	●	2	6.25	100	ns
t_{ENCH}	ENC High Time (Note 8)	Duty Cycle Stabilizer Off	●	5.93	6.25	100	ns
		Duty Cycle Stabilizer On	●	2	6.25	100	ns
t_{AP}	Sample-and-Hold Acquisition Delay Time				0		ns

SYMBOL	PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS	
Digital Data Outputs ($R_{TERM} = 100\Omega$ Differential, $C_L = 2\text{pF}$ to GND on Each Output)							
t_{SER}	Serial Data Bit Period	2-Lanes, 16-Bit Serialization		$1/(8 \cdot f_S)$		s	
		2-Lanes, 14-Bit Serialization		$1/(7 \cdot f_S)$		s	
		2-Lanes, 12-Bit Serialization		$1/(6 \cdot f_S)$		s	
		1-Lane, 16-Bit Serialization		$1/(16 \cdot f_S)$		s	
		1-Lane, 14-Bit Serialization		$1/(14 \cdot f_S)$		s	
		1-Lane, 12-Bit Serialization		$1/(12 \cdot f_S)$		s	
t_{FRAME}	FR to DCO Delay	(Note 8)	●	$0.35 \cdot t_{SER}$	$0.5 \cdot t_{SER}$	$0.65 \cdot t_{SER}$	s
t_{DATA}	DATA to DCO Delay	(Note 8)	●	$0.35 \cdot t_{SER}$	$0.5 \cdot t_{SER}$	$0.65 \cdot t_{SER}$	s
t_{PD}	Propagation Delay	(Note 8)	●	$0.7n + 2 \cdot t_{SER}$	$1.1n + 2 \cdot t_{SER}$	$1.5n + 2 \cdot t_{SER}$	s
t_R	Output Rise Time	Data, DCO, FR, 20% to 80%		0.17		ns	
t_F	Output Fall Time	Data, DCO, FR, 20% to 80%		0.17		ns	
	DCO Cycle-Cycle Jitter	$t_{SER} = 1\text{ns}$		60		psp-p	
	Pipeline Latency			6		Cycles	

TIMING CHARACTERISTICS

The ● denotes the specifications which apply over the full operating temperature range, otherwise specifications are at $T_A = 25^\circ\text{C}$. (Note 5)

SYMBOL	PARAMETER	CONDITIONS		MIN	TYP	MAX	UNITS
SPI Port Timing (Note 8)							
t_{SCK}	SCK Period	Write Mode Read Back Mode, $C_{\text{SDO}} = 20\text{pF}$, $R_{\text{PULLUP}} = 2\text{k}$	● ●	40 250			ns ns
t_{S}	$\overline{\text{CS}}$ to SCK Setup Time		●	5			ns
t_{H}	SCK to $\overline{\text{CS}}$ Setup Time		●	5			ns
t_{DS}	SDI Setup Time		●	5			ns
t_{DH}	SDI Hold Time		●	5			ns
t_{DO}	SCK Falling to SDO Valid	Read Back Mode, $C_{\text{SDO}} = 20\text{pF}$, $R_{\text{PULLUP}} = 2\text{k}$	●			125	ns

Note 1: Stresses beyond those listed under Absolute Maximum Ratings may cause permanent damage to the device. Exposure to any Absolute Maximum Rating condition for extended periods may affect device reliability and lifetime.

Note 2: All voltage values are with respect to GND (unless otherwise noted).

Note 3: When these pin voltages are taken below GND or above V_{DD} , they will be clamped by internal diodes. This product can handle input currents of greater than 100mA below GND or above V_{DD} without latchup.

Note 4: When these pin voltages are taken below GND they will be clamped by internal diodes. When these pin voltages are taken above V_{DD} they will not be clamped by internal diodes. This product can handle input currents of greater than 100mA below GND without latchup.

Note 5: $V_{\text{DD}} = \text{OV}_{\text{DD}} = 1.8\text{V}$, $f_{\text{SAMPLE}} = 80\text{MHz}$, 2-lane output mode, differential $\text{ENC}^+/\text{ENC}^- = 2V_{\text{P-P}}$ sine wave, input range = $2V_{\text{P-P}}$ with differential drive, unless otherwise noted.

Note 6: Integral nonlinearity is defined as the deviation of a code from a best fit straight line to the transfer curve. The deviation is measured from the center of the quantization band.

Note 7: Offset error is the offset voltage measured from -0.5 LSB when the output code flickers between 00 0000 0000 0000 and 11 1111 1111 1111 in 2's complement output mode.

Note 8: Guaranteed by design, not subject to test.

Note 9: $V_{\text{DD}} = \text{OV}_{\text{DD}} = 1.8\text{V}$, $f_{\text{SAMPLE}} = 80\text{MHz}$, 2-lane output mode, differential $\text{ENC}^+/\text{ENC}^- = 2V_{\text{P-P}}$ sine wave, input range = $2V_{\text{P-P}}$ with differential drive, unless otherwise noted. The supply current and power dissipation specifications are totals for the entire device, not per channel.


Note 10: Recommended operating conditions.

Note 11: The maximum sampling frequency depends on the speed grade of the part and also which serialization mode is used. The maximum serial data rate is 1000Mbps so t_{SER} must be greater than or equal to 1ns.

Note 12: Near-channel crosstalk refers to Ch. 1 to Ch.2, and Ch.3 to Ch.4. Far-channel crosstalk refers to Ch.1 to Ch.3, Ch.1 to Ch.4, Ch.2 to Ch.3, and Ch.2 to Ch.4.


TIMING DIAGRAMS

2-Lane Output Mode, 16-Bit Serialization*



*SEE THE DIGITAL OUTPUTS SECTION


2-Lane Output Mode, 14-Bit Serialization




NOTE THAT IN THIS MODE FR+/FR- HAS TWO TIMES THE PERIOD OF ENC+/ENC-

TIMING DIAGRAMS

2-Lane Output Mode, 12-Bit Serialization




1-Lane Output Mode, 16-Bit Serialization



OUT#B⁺, OUT#B⁻ ARE DISABLED


TIMING DIAGRAMS

1-Lane Output Mode, 14-Bit Serialization



OUT#B⁺, OUT#B⁻ ARE DISABLED


1-Lane Output Mode, 12-Bit Serialization




OUT#B⁺, OUT#B⁻ ARE DISABLED

TIMING DIAGRAMS

SPI Port Timing (Readback Mode)




SPI Port Timing (Write Mode)




217314 T008

TYPICAL PERFORMANCE CHARACTERISTICS


LTM2173-14: Integral Nonlinearity (INL)




LTM2173-14: Differential Nonlinearity (DNL)




LTM2173-14: 8k Point FFT, $f_{IN} = 5\text{MHz}$, -1dBFS , 80Msps




LTM2173-14: 8k Point FFT, $f_{IN} = 30\text{MHz}$, -1dBFS , 80Msps




LTM2173-14: 8k Point FFT, $f_{IN} = 70\text{MHz}$, -1dBFS , 80Msps




LTM2173-14: 8k Point FFT, $f_{IN} = 140\text{MHz}$, -1dBFS , 80Msps



LTM2173-14: 8k Point 2-Tone FFT, $f_{IN} = 70\text{MHz}$, 75MHz, -7dBFS per Tone, 80Msps




LTM2173-14: Shorted Input Histogram




TYPICAL PERFORMANCE CHARACTERISTICS


LTM2173-14: SNR vs Input Frequency, -1dBFS, 2V Range, 80Msps




LTM2173-14: SFDR vs Input Frequency, -1dBFS, 2V Range, 80Msps




LTM2173-14: SFDR vs Input Level, $f_{IN} = 70\text{MHz}$, 2V Range, 80Msps




LTM2173-14: I_{VDD} vs Sample Rate, 5MHz Sine Wave Input, -1dBFS



LTM2173-14: SNR vs SENSE, $f_{IN} = 5\text{MHz}$, -1dBFS



DCO Cycle-Cycle Jitter vs Serial Data Rate



PIN FUNCTIONS

A_{IN1}⁺ (B2): Channel 1 Positive Differential Analog Input.

A_{IN1}⁻ (B1): Channel 1 Negative Differential Analog Input.

V_{CM12} (B3): Common Mode Bias Output, Nominally Equal to $V_{DD}/2$. V_{CM} should be used to bias the common mode of the analog inputs of channels 1 and 2. V_{CM} is internally bypassed to ground with a 0.1 μ F ceramic capacitor. No external capacitance is required.

A_{IN2}⁺ (G2): Channel 2 Positive Differential Analog Input.

A_{IN2}⁻ (G1): Channel 2 Negative Differential Analog Input.

A_{IN3}⁺ (H1): Channel 3 Positive Differential Analog Input.

A_{IN3}⁻ (H2): Channel 3 Negative Differential Analog Input.

V_{CM34} (N3): Common Mode Bias Output, Nominally Equal to $V_{DD}/2$. V_{CM} should be used to bias the common mode of the analog inputs of channels 3 and 4. V_{CM} is internally bypassed to ground with a 0.1 μ F ceramic capacitor. No external capacitance is required.

A_{IN4}⁺ (N1): Channel 4 Positive Differential Analog Input.

A_{IN4}⁻ (N2): Channel 4 Negative Differential Analog Input.

V_{DD} (D3, D4, E3, E4, K3, K4, L3, L4): 1.8V Analog Power Supply. V_{DD} is internally bypassed to ground with 0.1 μ F ceramic capacitors.

ENC⁺ (P5): Encode Input. Conversion starts on the rising edge.

ENC⁻ (P6): Encode Complement Input. Conversion starts on the falling edge.

\overline{CS} (L5): In serial programming mode, ($PAR/\overline{SER} = 0V$), \overline{CS} is the serial interface chip select input. When \overline{CS} is low, SCK is enabled for shifting data on SDI into the mode control registers. In parallel programming mode ($PAR/\overline{SER} = V_{DD}$), \overline{CS} selects 2-lane or 1-lane output mode. \overline{CS} can be driven with 1.8V to 3.3V logic.

SCK (L6): In serial programming mode, ($PAR/\overline{SER} = 0V$), SCK is the serial interface clock input. In parallel programming mode ($PAR/\overline{SER} = V_{DD}$), SCK selects 3.5mA or 1.75mA LVDS output currents. SCK can be driven with 1.8V to 3.3V logic.

SDI (M6): In serial programming mode, ($PAR/\overline{SER} = 0V$), SDI is the serial interface data Input. Data on SDI is clocked into the mode control registers on the rising edge of SCK. In parallel programming mode ($PAR/\overline{SER} = V_{DD}$), SDI can be used to power down the part. SDI can be driven with 1.8V to 3.3V logic.

GND (See Pin Configuration Table): ADC Power Ground. Use multiple vias close to pins.

OV_{DD} (G9, G10): Output Driver Supply. OV_{DD} is internally bypassed to ground with a 0.1 μ F ceramic capacitor.

SDO (E6): In serial programming mode, ($PAR/\overline{SER} = 0V$), SDO is the optional serial interface data output. Data on SDO is read back from the mode control registers and can be latched on the falling edge of SCK. SDO is an open-drain N-channel MOSFET output that requires an external 2k pull-up resistor from 1.8V to 3.3V. If read back from the mode control registers is not needed, the pull-up resistor is not necessary and SDO can be left unconnected. In parallel programming mode ($PAR/\overline{SER} = V_{DD}$), SDO is an input that enables internal 100 Ω termination resistors on the digital outputs. When used as an input, SDO can be driven with 1.8V to 3.3V logic through a 1k series resistor.

$\overline{PAR/SER}$ (A7): Programming Mode Selection Pin. Connect to ground to enable the serial programming mode. \overline{CS} , SCK, SDI and SDO become a serial interface that control the A/D operating modes. Connect to V_{DD} to enable parallel programming mode where \overline{CS} , SCK, SDI and SDO become parallel logic inputs that control a reduced set of the A/D operating modes. $\overline{PAR/SER}$ should be connected directly to ground or the V_{DD} of the part and not be driven by a logic signal.

V_{REF} (B6): Reference Voltage Output. V_{REF} is internally bypassed to ground with a 2.2 μ F ceramic capacitor, nominally 1.25V.

SENSE (C5): Reference Programming Pin. Connecting SENSE to V_{DD} selects the internal reference and a $\pm 1V$ input range. Connecting SENSE to ground selects the internal reference and a $\pm 0.5V$ input range. An external reference between 0.625V and 1.3V applied to SENSE selects an input range of $\pm 0.8 \cdot V_{SENSE}$. SENSE is internally bypassed to ground with a 0.1 μ F ceramic capacitor.

PIN FUNCTIONS

LVDS Outputs

All pins in this section are differential LVDS outputs. The output current level is programmable. There is an optional internal 100Ω termination resistor between the pins of each LVDS output pair.

OUT1A⁻/OUT1A⁺, OUT1B⁻/OUT1B⁺ (E7/E8, C8/D8): Serial Data Outputs for Channel 1. In 1-lane output mode only OUT1A⁻/OUT1A⁺ are used.

OUT2A⁻/OUT2A⁺, OUT2B⁻/OUT2B⁺ (C9/C10, F7/F8): Serial Data Outputs for Channel 2. In 1-lane output mode only OUT2A⁻/OUT2A⁺ are used.

OUT3A⁻/OUT3A⁺, OUT3B⁻/OUT3B⁺ (J8/J7, K8/K7): Serial Data Outputs for Channel 3. In 1-lane output mode only OUT3A⁻/OUT3A⁺ are used.

OUT4A⁻/OUT4A⁺, OUT4B⁻/OUT4B⁺ (L8/M8, M10/M9): Serial Data Outputs for Channel 4. In 1-lane output mode only OUT4A⁻/OUT4A⁺ are used.

FR⁻/FR⁺ (H7/H8): Frame Start Outputs.

DCO⁻/DCO⁺ (G8/G7): Data Clock Outputs.

PIN CONFIGURATION TABLE

	1	2	3	4	5	6	7	8	9	10
A	GND	GND	GND	GND	GND	GND	PAR/SER	GND	GND	GND
B	A _{IN1} ⁻	A _{IN1} ⁺	V _{CM12}	GND	GND	V _{REF}	GND	GND	GND	GND
C	GND	GND	GND	GND	SENSE	GND	GND	OUT1B ⁻	OUT2A ⁻	OUT2A ⁺
D	GND	GND	V _{DD}	V _{DD}	GND	GND	GND	OUT1B ⁺	GND	GND
E	GND	GND	V _{DD}	V _{DD}	GND	SDO	OUT1A ⁻	OUT1A ⁺	GND	GND
F	GND	GND	GND	GND	GND	GND	OUT2B ⁻	OUT2B ⁺	GND	GND
G	A _{IN2} ⁻	A _{IN2} ⁺	GND	GND	GND	GND	DCO ⁺	DCO ⁻	0V _{DD}	0V _{DD}
H	A _{IN3} ⁺	A _{IN3} ⁻	GND	GND	GND	GND	FR ⁻	FR ⁺	GND	GND
J	GND	GND	GND	GND	GND	GND	OUT3A ⁺	OUT3A ⁻	GND	GND
K	GND	GND	V _{DD}	V _{DD}	GND	GND	OUT3B ⁺	OUT3B ⁻	GND	GND
L	GND	GND	V _{DD}	V _{DD}	$\overline{\text{CS}}$	SCK	GND	OUT4A ⁻	GND	GND
M	GND	GND	GND	GND	GND	SDI	GND	OUT4A ⁺	OUT4B ⁺	OUT4B ⁻
N	A _{IN4} ⁺	A _{IN4} ⁻	V _{CM34}	GND	GND	GND	GND	GND	GND	GND
P	GND	GND	GND	GND	ENC ⁺	ENC ⁻	GND	GND	GND	GND

Top View of BGA Package (Looking Through Component).

FUNCTIONAL BLOCK DIAGRAM




Figure 1. Functional Block Diagram

APPLICATIONS INFORMATION

CONVERTER OPERATION

The LTM2173-14 is a low power, 4-channel, 14-bit, 80MSPS A/D converter that is powered by a single 1.8V supply. The analog inputs should be driven differentially. The encode input can be driven differentially for optimal jitter performance, or single-ended for lower power consumption. The digital outputs are serial LVDS to minimize the number of data lines. Each channel outputs two bits at a time (2-lane mode). At lower sampling rates there is a one bit per channel option (1-lane mode). Many additional features can be chosen by programming the mode control registers through a serial SPI port.

ANALOG INPUT

The analog inputs are differential CMOS sample-and-hold circuits (Figure 2). The inputs should be driven differentially around a common mode voltage set by the appropriate V_{CM} output pins, which are nominally $V_{DD}/2$. For the 2V input range, the inputs should swing from $V_{CM} - 0.5V$ to $V_{CM} + 0.5V$. There should be 180° phase difference between the inputs.

The eight channels are simultaneously sampled by a shared encode circuit (Figure 2).




Figure 2. Equivalent Input Circuit. Only One of the Eight Analog Channels is Shown

INPUT DRIVE CIRCUITS

Input Filtering

If possible, there should be an RC low pass filter right at the analog inputs. This lowpass filter isolates the drive circuitry from the A/D sample-and-hold switching, and also limits wideband noise from the drive circuitry. Figure 3 shows an example of an input RC filter. The RC component values should be chosen based on the application's input frequency.

Transformer Coupled Circuits

Figure 3 shows the analog input being driven by an RF transformer with a center-tapped secondary. The center tap is biased with V_{CM} , setting the A/D input at its optimal DC level. At higher input frequencies a transmission line balun transformer (Figures 4 to 6) has better balance, resulting in lower A/D distortion.





Figure 3. Analog Input Circuit Using a Transformer. Recommended for Input Frequencies from 5MHz to 70MHz

APPLICATIONS INFORMATION

Amplifier Circuits


Figure 7 shows the analog input being driven by a high speed differential amplifier. The output of the amplifier is AC-coupled to the A/D so the amplifier's output common mode voltage can be optimally set to minimize distortion.

At very high frequencies an RF gain block will often have lower distortion than a differential amplifier. If the gain block is single-ended, then a transformer circuit (Figures 4 to 6) should convert the signal to differential before driving the A/D.




T1: MA/COM MABA-007159-000000
T2: MA/COM MABAES0060
RESISTORS, CAPACITORS ARE 0402 PACKAGE SIZE

Figure 4. Recommended Front End Circuit for Input Frequencies from 70MHz to 170MHz



T1: MA/COM MABA-007159-000000
T2: COILCRAFT WBC1-1LB
RESISTORS, CAPACITORS ARE 0402 PACKAGE SIZE

Figure 5. Recommended Front End Circuit for Input Frequencies from 170MHz to 300MHz



T1: MA/COM ETC1-1-13
RESISTORS, CAPACITORS ARE 0402 PACKAGE SIZE

Figure 6. Recommended Front End Circuit for Input Frequencies Above 300MHz




Figure 7. Front End Circuit Using a High Speed Differential Amplifier

APPLICATIONS INFORMATION

Reference

The LTM2173-14 has an internal 1.25V voltage reference. For a 2V input range using the internal reference, connect SENSE to V_{DD} . For a 1V input range using the internal reference, connect SENSE to ground. For a 2V input range with an external reference, apply a 1.25V reference voltage to SENSE (Figure 9).

The input range can be adjusted by applying a voltage to SENSE that is between 0.625V and 1.30V. The input range will then be $1.6 \cdot V_{SENSE}$. The reference is shared by all four ADC channels, so it is not possible to independently adjust the input range of individual channels.

The V_{REF} and SENSE pins are internally bypassed, as shown in Figure 8.




Figure 8. Reference Circuit




Figure 9. Using an External 1.25V Reference

APPLICATIONS INFORMATION

Encode Input

The signal quality of the encode inputs strongly affects the A/D noise performance. The encode inputs should be treated as analog signals—do not route them next to digital traces on the circuit board. There are two modes of operation for the encode inputs: the differential encode mode (Figure 10), and the single-ended encode mode (Figure 11).

The differential encode mode is recommended for sinusoidal, PECL, or LVDS encode inputs (Figures 12 and 13).

The encode inputs are internally biased to 1.2V through 10k equivalent resistance. The encode inputs can be taken above V_{DD} (up to 3.6V), and the common mode range is from 1.1V to 1.6V. In the differential encode mode, ENC^- should stay at least 200mV above ground to avoid falsely triggering the single-ended encode mode. For good jitter performance ENC^+ should have fast rise and fall times.

The single-ended encode mode should be used with CMOS encode inputs. To select this mode, ENC^- is connected to ground and ENC^+ is driven with a square wave




Figure 10. Equivalent Encode Input Circuit for Differential Encode Mode





Figure 11. Equivalent Encode Input Circuit for Single-Ended Encode Mode



T1 = MA/COM ETC1-1-13
RESISTORS AND CAPACITORS
ARE 0402 PACKAGE SIZE

Figure 12. Sinusoidal Encode Drive




Figure 13. PECL or LVDS Encode Drive

APPLICATIONS INFORMATION

encode input. ENC⁺ can be taken above V_{DD} (up to 3.6V) so 1.8V to 3.3V CMOS logic levels can be used. The ENC⁺ threshold is 0.9V. For good jitter performance ENC⁺ should have fast rise and fall times.

Clock PLL and Duty Cycle Stabilizer

The encode clock is multiplied by an internal phase-locked loop (PLL) to generate the serial digital output data. If the encode signal changes frequency or is turned off, the PLL requires 25μs to lock onto the input clock.

A clock duty cycle stabilizer circuit allows the duty cycle of the applied encode signal to vary from 30% to 70%. In the serial programming mode it is possible to disable the duty cycle stabilizer, but this is not recommended. In the parallel programming mode the duty cycle stabilizer is always enabled.

DIGITAL OUTPUTS

The digital outputs of the LTM2173-14 are serialized LVDS signals. Each channel outputs two bits at a time (2-lane mode). At lower sampling rates there is a one bit per channel option (1-lane mode). The data can be serialized with

16, 14, or 12-bit serialization (see the Timing Diagrams section for details). Note that with 12-bit serialization the two LSBs are not available.

The output data should be latched on the rising and falling edges of the data clock out (DCO). A data frame output (FR) can be used to determine when the data from a new conversion result begins. In the 2-lane, 14-bit serialization mode, the frequency of the FR output is halved.

The maximum serial data rate for the data outputs is 1Gbps, so the maximum sample rate of the ADC will depend on the serialization mode as well as the speed grade of the ADC (see Table 1). The minimum sample rate for all serialization modes is 5Msps.

By default the outputs are standard LVDS levels: 3.5mA output current and a 1.25V output common mode voltage. An external 100Ω differential termination resistor is required for each LVDS output pair. The termination resistors should be located as close as possible to the LVDS receiver.

The outputs are powered by OV_{DD} which is independent from the A/D core power.

Table 1. Maximum Sampling Frequency for All Serialization Modes.

SERIALIZATION MODE		MAXIMUM SAMPLING FREQUENCY, f _S (MHz)	DCO FREQUENCY	FR FREQUENCY	SERIAL DATA RATE
2-Lane	16-Bit Serialization	80	4 • f _S	f _S	8 • f _S
2-Lane	14-Bit Serialization	80	3.5 • f _S	0.5 • f _S	7 • f _S
2-Lane	12-Bit Serialization	80	3 • f _S	f _S	6 • f _S
1-Lane	16-Bit Serialization	62.5	8 • f _S	f _S	16 • f _S
1-Lane	14-Bit Serialization	71.4	7 • f _S	f _S	14 • f _S
1-Lane	12-Bit Serialization	80	6 • f _S	f _S	12 • f _S

APPLICATIONS INFORMATION

Programmable LVDS Output Current

The default output driver current is 3.5mA. This current can be adjusted by control register A2 in the serial programming mode. Available current levels are 1.75mA, 2.1mA, 2.5mA, 3mA, 3.5mA, 4mA and 4.5mA. In the parallel programming mode, the SCK pin can select either 3.5mA or 1.75mA.

Optional LVDS Driver Internal Termination

In most cases, using just an external 100Ω termination resistor will give excellent LVDS signal integrity. In addition, an optional internal 100Ω termination resistor can be enabled by serially programming mode control register A2. The internal termination helps absorb any reflections caused by imperfect termination at the receiver. When the internal termination is enabled, the output driver current is doubled to maintain the same output voltage swing. In the parallel programming mode the SDO pin enables internal termination. Internal termination should only be used with 1.75mA, 2.1mA or 2.5mA LVDS output current modes.

DATA FORMAT

Table 2 shows the relationship between the analog input voltage and the digital data output bits. By default the output data format is offset binary. The 2's complement format can be selected by serially programming mode control register A1.

Table 2. Output Codes vs Input Voltage

$A_{IN}^+ - A_{IN}^-$ (2V RANGE)	D13-D0 (OFFSET BINARY)	D13-D0 (2's COMPLEMENT)
>1.000000V	11 1111 1111 1111	01 1111 1111 1111
+0.999878V	11 1111 1111 1111	01 1111 1111 1111
+0.999756V	11 1111 1111 1110	01 1111 1111 1110
+0.000122V	10 0000 0000 0001	00 0000 0000 0001
+0.000000V	10 0000 0000 0000	00 0000 0000 0000
-0.000122V	01 1111 1111 1111	11 1111 1111 1111
-0.000244V	01 1111 1111 1110	11 1111 1111 1110
-0.999878V	00 0000 0000 0001	10 0000 0000 0001
-1.000000V	00 0000 0000 0000	10 0000 0000 0000
<-1.000000V	00 0000 0000 0000	10 0000 0000 0000

Digital Output Randomizer

Interference from the A/D digital outputs is sometimes unavoidable. Digital interference may be from capacitive or inductive coupling or coupling through the ground plane. Even a tiny coupling factor can cause unwanted tones in the ADC output spectrum. By randomizing the digital output before it is transmitted off chip, these unwanted tones can be randomized which reduces the unwanted tone amplitude.

The digital output is randomized by applying an exclusive-OR logic operation between the LSB and all other data output bits. To decode, the reverse operation is applied—an exclusive-OR operation is applied between the LSB and all other bits. The FR and DCO outputs are not affected. The output randomizer is enabled by serially programming mode control register A1.

APPLICATIONS INFORMATION

Digital Output Test Pattern

To allow in-circuit testing of the digital interface to the A/D, there is a test mode that forces the A/D data outputs (D13-D0) of all channels to known values. The digital output test patterns are enabled by serially programming mode control registers A3 and A4. When enabled, the test patterns override all other formatting modes: 2's complement and randomizer.

Output Disable

The digital outputs may be disabled by serially programming mode control register A2. The current drive for all digital outputs including DCO and FR are disabled to save power or enable in-circuit testing. When disabled the common mode of each output pair becomes high impedance, but the differential impedance may remain low.

Sleep and Nap Modes

The A/D may be placed in sleep or nap modes to conserve power. In sleep mode the entire device is powered down, resulting in 2mW power consumption. Sleep mode is enabled by mode control register A1 (serial programming mode), or by SDI (parallel programming mode). The time required to recover from sleep mode is about 2ms.

In nap mode any combination of A/D channels can be powered down while the internal reference circuits and the PLL stay active, allowing faster wake-up than from sleep mode. Recovering from nap mode requires at least 100 clock cycles. If the application demands very accurate DC settling then an additional 50 μ s should be allowed so the on-chip references can settle from the slight temperature shift caused by the change in supply current as the A/D leaves nap mode. Nap mode is enabled by mode control register A1 in the serial programming mode.

DEVICE PROGRAMMING MODES

The operating modes of the LTM2173-14 can be programmed by either a parallel interface or a simple serial interface. The serial interface has more flexibility and can program all available modes. The parallel interface is more limited and can only program some of the more commonly used modes.

Parallel Programming Mode

To use the parallel programming mode, PAR/ $\overline{\text{SER}}$ should be tied to V_{DD} . The $\overline{\text{CS}}$, SCK, SDI and SDO pins are binary logic inputs that set certain operating modes. These pins can be tied to V_{DD} or ground, or driven by 1.8V, 2.5V, or 3.3V CMOS logic. When used as an input, SDO should be driven through a 1k series resistor. Table 3 shows the modes set by $\overline{\text{CS}}$, SCK, SDI and SDO.

Table 3. Parallel Programming Mode Control Bits (PAR/ $\overline{\text{SER}}$ = V_{DD})

Pin	DESCRIPTION
$\overline{\text{CS}}$	2-Lane / 1-Lane Selection Bit 0 = 2-Lane, 16-Bit Serialization Output Mode 1 = 1-Lane, 14-Bit Serialization Output Mode
SCK	LVDS Current Selection Bit 0 = 3.5mA LVDS Current Mode 1 = 1.75mA LVDS Current Mode
SDI	Power Down Control Bit 0 = Normal Operation 1 = Sleep Mode
SDO	Internal Termination Selection Bit 0 = Internal Termination Disabled 1 = Internal Termination Enabled

Serial Programming Mode

To use the serial programming mode, PAR/ $\overline{\text{SER}}$ should be tied to ground. The $\overline{\text{CS}}$, SCK, SDI and SDO pins become a serial interface that program the A/D mode control registers. Data is written to a register with a 16-bit serial word. Data can also be read back from a register to verify its contents.

APPLICATIONS INFORMATION

Serial data transfer starts when \overline{CS} is taken low. The data on the SDI pin is latched at the first 16 rising edges of SCK. Any SCK rising edges after the first 16 are ignored. The data transfer ends when \overline{CS} is taken high again.

The first bit of the 16-bit input word is the R/\overline{W} bit. The next seven bits are the address of the register (A6:A0). The final eight bits are the register data (D7:D0).

If the R/\overline{W} bit is low, the serial data (D7:D0) will be written to the register set by the address bits (A6:A0). If the

R/\overline{W} bit is high, data in the register set by the address bits (A6:A0) will be read back on the SDO pin (see the Timing Diagrams section). During a read back command the register is not updated and data on SDI is ignored.

The SDO pin is an open-drain output that pulls to ground with a 200 Ω impedance. If register data is read back through SDO, an external 2k pull-up resistor is required. If serial data is only written and read back is not needed, then SDO can be left floating and no pull-up resistor is needed. Table 4 shows a map of the mode control registers.

Table 4. Serial Programming Mode Register Map (PAR/ \overline{SER} = GND)

REGISTER A0: RESET REGISTER (ADDRESS 00h)

D7	D6	D5	D4	D3	D2	D1	D0
RESET	X	X	X	X	X	X	X

Bit 7 **RESET** Software Reset Bit

0 = Not Used

1 = Software Reset. All Mode Control Registers Are Reset to 00h. The ADC Is Momentarily Placed in SLEEP Mode.

After the Reset SPI Write Command Is Complete, Bit D7 Is Automatically Set Back to Zero. The Reset Register Is Write Only.

Bits 6-0 Unused, Don't Care Bits.

REGISTER A1: FORMAT AND POWER-DOWN REGISTER (ADDRESS 01h)

D7	D6	D5	D4	D3	D2	D1	D0
DCSOFF	RAND	TWOSCOMP	SLEEP	NAP_4	NAP_3	NAP_2	NAP_1

Bit 7 **DCSOFF** Clock Duty Cycle Stabilizer Bit
0 = Clock Duty Cycle Stabilizer On
1 = Clock Duty Cycle Stabilizer Off. This Is Not Recommended.

Bit 6 **RAND** Data Output Randomizer Mode Control Bit
0 = Data Output Randomizer Mode Off
1 = Data Output Randomizer Mode On

Bit 5 **TWOSCOMP** Two's Complement Mode Control Bit
0 = Offset Binary Data Format
1 = Two's Complement Data Format

Bits 4-0 **SLEEP: NAP_X** Sleep/Nap Mode Control Bits
00000 = Normal Operation
0XXX1 = Channel 1 in Nap Mode
0XX1X = Channel 2 in Nap Mode
0X1XX = Channel 3 in Nap Mode
01XXX = Channel 4 in Nap Mode
1XXXX = Sleep Mode. Channels 1, 2, 3 and 4 Are Disabled
Note: Any Combination of Channels Can Be Placed in Nap Mode.

APPLICATIONS INFORMATION

REGISTER A2: OUTPUT MODE REGISTER (ADDRESS 02h)

D7	D6	D5	D4	D3	D2	D1	D0
ILVDS2	ILVDS1	ILVDS0	TERMON	OUTOFF	OUTMODE2	OUTMODE1	OUTMODE0
Bits 7-5	ILVDS2:ILVDS0 LVDS Output Current Bits 000 = 3.5mA LVDS Output Driver Current 001 = 4.0mA LVDS Output Driver Current 010 = 4.5mA LVDS Output Driver Current 011 = Not Used 100 = 3.0mA LVDS Output Driver Current 101 = 2.5mA LVDS Output Driver Current 110 = 2.1mA LVDS Output Driver Current 111 = 1.75mA LVDS Output Driver Current						
Bit 4	TERMON LVDS Internal Termination Bit 0 = Internal Termination Off 1 = Internal Termination On. LVDS Output Driver Current Is 2x the Current Set by ILVDS2:ILVDS0. Internal Termination Should Only Be Used with 1.75mA, 2.1mA or 2.5mA LVDS Output Current Modes.						
Bit 3	OUTOFF Output Disable Bit 0 = Digital Outputs Are Enabled. 1 = Digital Outputs Are Disabled.						
Bits 2-0	OUTMODE2:OUTMODE0 Digital Output Mode Control Bits 000 = 2-Lanes, 16-Bit Serialization 001 = 2-Lanes, 14-Bit Serialization 010 = 2-Lanes, 12-Bit Serialization 011 = Not Used 100 = Not Used 101 = 1-Lane, 14-Bit Serialization 110 = 1-Lane, 12-Bit Serialization 111 = 1-Lane, 16-Bit Serialization						

REGISTER A3: TEST PATTERN MSB REGISTER (ADDRESS 03h)

D7	D6	D5	D4	D3	D2	D1	D0
OUTTEST	X	TP13	TP12	TP11	TP10	TP9	TP8
Bit 7	OUTTEST Digital Output Test Pattern Control Bit 0 = Digital Output Test Pattern Off 1 = Digital Output Test Pattern On						
Bit 6	Unused, Don't Care Bit.						
Bit 5-0	TP13:TP8 Test Pattern Data Bits (MSB) TP13:TP8 Set the Test Pattern for Data Bit 13 (MSB) Through Data Bit 8.						

REGISTER A4: TEST PATTERN LSB REGISTER (ADDRESS 04h)

D7	D6	D5	D4	D3	D2	D1	D0
TP7	TP6	TP5	TP4	TP3	TP2	TP1	TP0
Bit 7-0	TP7:TP0 Test Pattern Data Bits (LSB) TP7:TP0 Set the Test Pattern for Data Bit 7 Through Data Bit 0 (LSB).						

APPLICATIONS INFORMATION

Software Reset

If serial programming is used, the mode control registers should be programmed as soon as possible after the power supplies turn on and are stable. The first serial command must be a software reset which will reset all register data bits to logic 0. To perform a software reset, bit D7 in the reset register is written with a logic 1. After the reset SPI write command is complete, bit D7 is automatically set back to zero.

GROUNDING AND BYPASSING

The LTM2173-14 requires a printed circuit board with a clean unbroken ground plane. A multilayer board with an internal ground plane in the first layer beneath the ADC is recommended. Layout for the printed circuit board should ensure that digital and analog signal lines are separated as much as possible. In particular, care should be taken not to run any digital track alongside an analog signal track or underneath the ADC.

Bypass capacitors are integrated inside the package; additional capacitance is optional.

The analog inputs, encode signals, and digital outputs should not be routed next to each other. Ground fill and grounded vias should be used as barriers to isolate these signals from each other.

The pin assignments of the LTM2173-14 allow a flow-through layout that makes it possible to use

multiple parts in a small area when a large number of ADC channels are required. The LTM2173 module has similar layout rules to other BGA packages. The layout can be implemented with 6mil blind vias and 5mil traces. The pinout has been designed to minimize the space required to route the analog and digital traces. The analog and digital traces can essentially be routed within the width of the package. This allows multiple packages to be located close together for high channel count applications. Trace lengths for the analog inputs and digital outputs should be matched as well as possible.

Table 5 lists the trace lengths for the analog inputs and digital outputs inside the package from the die pad to the package pad. These should be added to the PCB trace lengths for best matching.

The material used for the substrate is BT (bismaleimide-triazine), supplied by Mitsubishi Gas and Chemical. In the DC to 125MHz range, the speed for the analog input signals is 198ps/in or 7.795ps/mm. The speed for the digital outputs is 188.5ps/in or 7.417ps/mm.

HEAT TRANSFER

Most of the heat generated by the LTM2173-14 is transferred from the die through the bottom of the package onto the printed circuit board. The ground pins should be connected to the internal ground planes by multiple vias.

Table 5. Internal Trace Lengths

PIN	NAME	LENGTH (mm)
E7	OUT1A ⁻	1.775
E8	OUT1A ⁺	1.947
C8	OUT1B ⁻	1.847
D8	OUT1B ⁺	1.850
C9	OUT2A ⁻	3.199
C10	OUT2A ⁺	3.196
F7	OUT2B ⁻	0.706
F8	OUT2B ⁺	0.639
J7	OUT3A ⁺	0.436

Table 5. Internal Trace Lengths

PIN	NAME	LENGTH (mm)
K8	OUT3B ⁻	0.379
K7	OUT3B ⁺	0.528
L8	OUT4A ⁻	1.862
M8	OUT4A ⁺	1.847
M10	OUT4B ⁻	4.021
M9	OUT4B ⁺	4.016
B1	A _{IN1} ⁻	4.689
B2	A _{IN1} ⁺	4.709
G1	A _{IN2} ⁻	3.376

Table 5. Internal Trace Lengths

PIN	NAME	LENGTH (mm)
G2	A _{IN2} ⁺	3.372
H2	A _{IN3} ⁻	3.301
H1	A _{IN3} ⁺	3.346
N2	A _{IN4} ⁻	4.726
N1	A _{IN4} ⁺	4.691
P6	ENC ⁻	4.106
P5	ENC ⁺	4.106
L5	$\overline{\text{CS}}$	0.919
G8	DCO ⁻	1.157

Table 5. Internal Trace Lengths




PIN	NAME	LENGTH (mm)
G7	DCO ⁺	1.088
H7	FR ⁻	1.117
H8	FR ⁺	1.038
A7	PAR/SER	3.838
L6	SCK	0.240
E6	SDO	0.453
M6	SDI	1.069
B3	V _{CM12}	3.914
N3	V _{CM34}	3.915

217314f


PACKAGE DESCRIPTION

Please refer to <http://www.linear.com/product/LTM2173-14#packaging> for the most recent package drawings.


BGA Package
140-Lead (11.25mm × 9.00mm × 2.72mm)
 (Reference LTC DWG # 05-08-1849 Rev C)



- SEE NOTES
1. DIMENSIONING AND TOLERANCING PER ASME Y14.5M-1994
 2. ALL DIMENSIONS ARE IN MILLIMETERS
 3. BALL DESIGNATION PER JEDEC MS-028 AND JEP95
 4. DETAILS OF PIN #1 IDENTIFIER ARE OPTIONAL BUT MUST BE LOCATED WITHIN THE ZONE INDICATED. THE PIN #1 IDENTIFIER MAY BE EITHER A MOLD OR MARKED FEATURE
 5. PRIMARY DATUM -Z- IS SEATING PLANE
 6. SOLDER BALL COMPOSITION CAN BE 96.5% Sn/3.0% Ag/0.5% Cu OR Sn/Pb EUTECTIC
 7. PACKAGE ROW AND COLUMN LABELING MAY VARY AMONG μModule PRODUCTS. REVIEW EACH PACKAGE LAYOUT CAREFULLY




DIMENSIONS			
SYMBOL	MIN	NOM	MAX
A	2.57	2.72	2.87
A1	0.35	0.40	0.45
A2	2.22	2.32	2.42
b	0.45	0.50	0.55
b1	0.37	0.40	0.43
D	11.25		
E	9.0		
e	0.80		
F	10.40		
G	7.2		
H1	0.27	0.32	0.37
H2	1.95	2.00	2.05
aaa	0.15		
bbb	0.10		
ccc	0.12		
ddd	0.15		
eee	0.08		
TOTAL NUMBER OF BALLS: 140			



TYPICAL APPLICATION

Single-Ended to Differential Conversion Using LTC6409 and 50MHz Lowpass Filter (Only One Channel Shown).
Filter for Use at 92.16Msps



RELATED PARTS

PART NUMBER	DESCRIPTION	COMMENTS
ADCs		
LTC2170-14/LTC2171-14/LTC2172-14	14-Bit, 25Msps/40Msps/65Msps 1.8V Quad ADCs, Ultralow Power	178mW/234mW/360mW, 73.4dB SNR, 85dB SFDR, Serial LVDS Outputs, 7mm × 8mm QFN-52
LTC2170-12/LTC2171-12/LTC2172-12	12-Bit, 25Msps/40Msps/65Msps 1.8V Quad ADCs, Ultralow Power	178mW/234mW/360mW, 70.5dB SNR, 85dB SFDR, Serial LVDS Outputs, 7mm × 8mm QFN-52
LTC2173-12/LTC2174-12/LTC2175-12	12-Bit, 80Msps/105Msps/125Msps 1.8V Quad ADCs, Ultralow Power	412mW/481mW/567mW, 70.5dB SNR, 85dB SFDR, Serial LVDS Outputs, 7mm × 8mm QFN-52
LTC2173-14/LTC2174-14/LTC2175-14	14-Bit, 80Msps/105Msps/125Msps 1.8V Quad ADCs, Ultralow Power	412mW/481mW/567mW, 73.4dB SNR, 85dB SFDR, Serial LVDS Outputs, 7mm × 8mm QFN-52
Amplifiers/Filters		
LTC6412	800MHz, 31dB Range, Analog-Controlled Variable Gain Amplifier	Continuously Adjustable Gain Control, 35dBm OIP3 at 240MHz, 10dB Noise Figure, 4mm × 4mm QFN-24
LTC6420-20	1.8GHz Dual Low Noise, Low Distortion Differential ADC Drivers for 300MHz IF	Fixed Gain 10V/V, 1nV/√Hz Total Input Noise, 80mA Supply Current per Amplifier, 3mm × 4mm QFN-20
LTC6421-20	1.3GHz Dual Low Noise, Low Distortion Differential ADC Drivers	Fixed Gain 10V/V, 1nV/√Hz Total Input Noise, 40mA Supply Current per Amplifier, 3mm × 4mm QFN-20
LTC6605-7/LTC6605-10/LTC6605-14	Dual Matched 7MHz/10MHz/14MHz Filters with ADC Drivers	Dual Matched 2nd Order Lowpass Filters with Differential Drivers, Pin-Programmable Gain, 6mm × 3mm DFN-22
Signal Chain Receivers		
LTM9002	14-Bit Dual Channel IF/Baseband Receiver Subsystem	Integrated High Speed ADC, Passive Filters and Fixed Gain Differential Amplifiers