

## N-Channel Enhancement Mode Power MOSFET

### Features


- $V_{DS} = 100V$ ,  $I_D = 10 A$
- $R_{DS(ON)} < 20 m\Omega @ V_{GS} = 10V$
- $R_{DS(ON)} < 22 m\Omega @ V_{GS} = 4.5V$

### General Features


- Advanced Trench Technology
- Provide Excellent  $R_{DS(ON)}$  and Low Gate Charge
- Lead Free and Green Available

100% UIS TESTED!


100%  $\Delta V_{ds}$  TESTED!



SOP-8



pin assignment



Schematic diagram

### Absolute Maximum Ratings ( $T_A=25^\circ C$ unless otherwise noted)

Parameter	Symbol	Limit	Unit
Drain-Source Voltage	$V_{DS}$	100	V
Gate-Source Voltage	$V_{GS}$	$\pm 20$	V
Drain Current-Continuous	$I_D$	10	A
Drain Current-Continuous( $T_C=100^\circ C$ )	$I_D (100^\circ C)$	7	A
Pulsed Drain Current	$I_{DM}$	70	A
Maximum Power Dissipation	$P_D$	3.1	W
Operating Junction and Storage Temperature Range	$T_J, T_{STG}$	-55 To 150	$^\circ C$

### Thermal Characteristic




Thermal Resistance, Junction-to-Ambient <sup>(Note 2)</sup>	$R_{\theta JA}$	40	$^\circ C/W$
---	-----------------	----	--------------

**Electrical Characteristics ( $T_A=25^\circ\text{C}$  unless otherwise noted)**

Parameter	Symbol	Condition	Min	Typ	Max	Unit
<b>Off Characteristics</b>						
Drain-Source Breakdown Voltage	$\text{BV}_{\text{DSS}}$	$V_{\text{GS}}=0\text{V}, I_{\text{D}}=250\mu\text{A}$	100	110	-	V
Zero Gate Voltage Drain Current	$I_{\text{DSS}}$	$V_{\text{DS}}=100\text{V}, V_{\text{GS}}=0\text{V}$	-	-	1	$\mu\text{A}$
Gate-Body Leakage Current	$I_{\text{GSS}}$	$V_{\text{GS}}=\pm 20\text{V}, V_{\text{DS}}=0\text{V}$	-	-	$\pm 100$	nA
<b>On Characteristics</b> <sup>(Note 3)</sup>						
Gate Threshold Voltage	$V_{\text{GS}(\text{th})}$	$V_{\text{DS}}=V_{\text{GS}}, I_{\text{D}}=250\mu\text{A}$	1.0		2.0	V
Drain-Source On-State Resistance	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}}=10\text{V}, I_{\text{D}}=10\text{A}$	-		20	$\text{m}\Omega$
Drain-Source On-State Resistance	$R_{\text{DS}(\text{ON})}$	$V_{\text{GS}}=4.5\text{V}, I_{\text{D}}=10\text{A}$	-		22	$\text{m}\Omega$
Forward Transconductance	$g_{\text{FS}}$	$V_{\text{DS}}=10\text{V}, I_{\text{D}}=10\text{A}$	-	26	-	S
<b>Dynamic Characteristics</b> <sup>(Note 4)</sup>						
Input Capacitance	$C_{\text{iss}}$	$V_{\text{DS}}=50\text{V}, V_{\text{GS}}=0\text{V}, F=1.0\text{MHz}$	-	2600	-	PF
Output Capacitance	$C_{\text{oss}}$		-	590	-	PF
Reverse Transfer Capacitance	$C_{\text{rss}}$		-	291	-	PF
<b>Switching Characteristics</b> <sup>(Note 4)</sup>						
Turn-on Delay Time	$t_{\text{d}(\text{on})}$	$V_{\text{DD}}=50\text{V}, I_{\text{D}}=10\text{A}, R_{\text{L}}=5\Omega, R_{\text{G}}=1\Omega, V_{\text{GS}}=10\text{V}$	-	13	-	nS
Turn-on Rise Time	$t_{\text{r}}$		-	14	-	nS
Turn-Off Delay Time	$t_{\text{d}(\text{off})}$		-	25	-	nS
Turn-Off Fall Time	$t_{\text{f}}$		-	10	-	nS
Total Gate Charge	$Q_{\text{g}}$	$I_{\text{D}}=10\text{A}, V_{\text{DD}}=50\text{V}, V_{\text{GS}}=10\text{V}$	-	90	-	nC
Gate-Source Charge	$Q_{\text{gs}}$		-	16	-	nC
Gate-Drain Charge	$Q_{\text{gd}}$		-	24	-	nC
<b>Drain-Source Diode Characteristics</b>						
Diode Forward Voltage <sup>(Note 3)</sup>	$V_{\text{SD}}$	$V_{\text{GS}}=0\text{V}, I_{\text{S}}=10\text{A}$	-	0.85	1.2	V
Diode Forward Current <sup>(Note 2)</sup>	$I_{\text{S}}$		-	-	10	A
Reverse Recovery Time	$t_{\text{rr}}$	$T_J = 25^\circ\text{C}, I_F = 10\text{A}$ $di/dt = 100\text{A}/\mu\text{s}$ <sup>(Note 3)</sup>	-	33	-	nS
Reverse Recovery Charge	$Q_{\text{rr}}$		-	54	-	nC

**Notes:**

1. Repetitive Rating: Pulse width limited by maximum junction temperature.
2. Surface Mounted on FR4 Board,  $t \leq 10$  sec.
3. Pulse Test: Pulse Width  $\leq 300\mu\text{s}$ , Duty Cycle  $\leq 2\%$ .
4. Guaranteed by design, not subject to production

**Test Circuit****1) E<sub>AS</sub> test Circuit****2) Gate charge test Circuit****3) Switch Time Test Circuit**

## Typical Electrical and Thermal Characteristics (Curves)




Figure 1 Output Characteristics




Figure 4 Rdson-JunctionTemperature




Figure 2 Transfer Characteristics




Figure 5 Gate Charge




Figure 3 Rdson- Drain Current




Figure 6 Source- Drain Diode Forward




Figure 7 Capacitance vs Vds




Figure 9 Power De-rating




Figure 8 Safe Operation Area




Figure 10 Current De-rating




Figure 11 Normalized Maximum Transient Thermal Impedance